{"id":"https://openalex.org/W2071621082","doi":"https://doi.org/10.1145/1476589.1476699","title":"Efficient partitioning for the batch-fabricated fourth generation computer","display_name":"Efficient partitioning for the batch-fabricated fourth generation computer","publication_year":1968,"publication_date":"1968-01-01","ids":{"openalex":"https://openalex.org/W2071621082","doi":"https://doi.org/10.1145/1476589.1476699","mag":"2071621082"},"language":"en","primary_location":{"id":"doi:10.1145/1476589.1476699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1476589.1476699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the December 9-11, 1968, fall joint computer conference, part I on - AFIPS '68 (Fall, part I)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025133381","display_name":"N. Cserhalmi","orcid":null},"institutions":[{"id":"https://openalex.org/I1306686416","display_name":"RTX (United States)","ror":"https://ror.org/0354t7b78","country_code":"US","type":"company","lineage":["https://openalex.org/I1306686416"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"N. Cserhalmi","raw_affiliation_strings":["Raytheon Company, Bedford, Massachusetts"],"affiliations":[{"raw_affiliation_string":"Raytheon Company, Bedford, Massachusetts","institution_ids":["https://openalex.org/I1306686416"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014761063","display_name":"O. Lowenschuss","orcid":null},"institutions":[{"id":"https://openalex.org/I1306686416","display_name":"RTX (United States)","ror":"https://ror.org/0354t7b78","country_code":"US","type":"company","lineage":["https://openalex.org/I1306686416"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"O. Lowenschuss","raw_affiliation_strings":["Raytheon Company, Bedford, Massachusetts"],"affiliations":[{"raw_affiliation_string":"Raytheon Company, Bedford, Massachusetts","institution_ids":["https://openalex.org/I1306686416"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081169885","display_name":"Benson H. Scheff","orcid":null},"institutions":[{"id":"https://openalex.org/I1306686416","display_name":"RTX (United States)","ror":"https://ror.org/0354t7b78","country_code":"US","type":"company","lineage":["https://openalex.org/I1306686416"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Scheff","raw_affiliation_strings":["Raytheon Company, Bedford, Massachusetts"],"affiliations":[{"raw_affiliation_string":"Raytheon Company, Bedford, Massachusetts","institution_ids":["https://openalex.org/I1306686416"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025133381"],"corresponding_institution_ids":["https://openalex.org/I1306686416"],"apc_list":null,"apc_paid":null,"fwci":1.4774,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82691669,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"857","last_page":"857"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.770911455154419},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7298047542572021},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4563565254211426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4376460611820221},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3578116297721863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3353748917579651},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.331706166267395}],"concepts":[{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.770911455154419},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7298047542572021},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4563565254211426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4376460611820221},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3578116297721863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3353748917579651},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.331706166267395},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1476589.1476699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1476589.1476699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the December 9-11, 1968, fall joint computer conference, part I on - AFIPS '68 (Fall, part I)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2018611417"],"related_works":["https://openalex.org/W2626808643","https://openalex.org/W2004064826","https://openalex.org/W3103727510","https://openalex.org/W3143779693","https://openalex.org/W97045569","https://openalex.org/W4293054118","https://openalex.org/W4241515474","https://openalex.org/W2125609625","https://openalex.org/W2130565894","https://openalex.org/W2503846093"],"abstract_inverted_index":{"The":[0,45,86],"computer":[1,50],"industry":[2],"is":[3,52,92],"on":[4],"the":[5,33,49,84,93],"verge":[6],"of":[7,35,40,66,95],"an":[8,59],"upheaval,":[9],"due":[10],"to":[11,54,62,83],"drastically":[12],"new":[13],"hardware":[14],"and":[15,42,69],"modern":[16],"computational":[17],"concepts.":[18],"Read-only":[19],"memories":[20],"which":[21,47],"operate":[22],"near":[23],"0.1":[24],"microseconds":[25],"are":[26],"available,":[27],"while":[28],"large-scale":[29],"integration":[30],"(LSI)":[31],"offers":[32],"promise":[34],"inexpensive,":[36],"batch":[37],"fabricated":[38],"processing":[39],"logic":[41],"storage":[43],"elements.":[44],"problem":[46],"confronts":[48],"designer":[51],"how":[53],"use":[55],"these":[56],"elements":[57],"in":[58,89],"efficient":[60],"manner":[61],"take":[63],"full":[64],"advantage":[65],"their":[67],"speed":[68],"flexibility.":[70],"Many":[71],"approaches":[72],"have":[73,78],"been":[74],"proposed,":[75],"but":[76],"none":[77],"shown":[79],"a":[80],"clear":[81],"solution":[82],"problem.":[85],"concept":[87],"presented":[88],"this":[90],"paper":[91],"result":[94],"extensive":[96],"development":[97],"activities.":[98]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}