{"id":"https://openalex.org/W2052347134","doi":"https://doi.org/10.1145/1465482.1465595","title":"A complex logic module for the synthesis of combinational switching circuits","display_name":"A complex logic module for the synthesis of combinational switching circuits","publication_year":1967,"publication_date":"1967-01-01","ids":{"openalex":"https://openalex.org/W2052347134","doi":"https://doi.org/10.1145/1465482.1465595","mag":"2052347134"},"language":"en","primary_location":{"id":"doi:10.1145/1465482.1465595","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1465482.1465595","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1465482.1465595","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the April 18-20, 1967, spring joint computer conference on - AFIPS '67 (Spring)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1465482.1465595","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070360563","display_name":"Yale N. Patt","orcid":"https://orcid.org/0009-0004-8704-8249"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yale N. Patt","raw_affiliation_strings":["Cornell University, Ithaca, New York","Cornell University Ithaca,, New York"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, New York","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Cornell University Ithaca,, New York","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5070360563"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":1.4421,"has_fulltext":true,"cited_by_count":12,"citation_normalized_percentile":{"value":0.80592105,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"699","last_page":"699"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6094124913215637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5429162979125977},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5317094922065735},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5280438661575317},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48747706413269043},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.480605810880661},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4519285559654236},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.45047977566719055},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44806233048439026},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44344013929367065},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4363827705383301},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.43361276388168335},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4297481179237366},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.327411413192749},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28195711970329285},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2781907320022583},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2211216390132904},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14733123779296875},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07036042213439941},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06949332356452942}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6094124913215637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5429162979125977},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5317094922065735},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5280438661575317},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48747706413269043},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.480605810880661},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4519285559654236},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45047977566719055},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44806233048439026},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44344013929367065},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4363827705383301},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.43361276388168335},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4297481179237366},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.327411413192749},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28195711970329285},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2781907320022583},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2211216390132904},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14733123779296875},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07036042213439941},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06949332356452942},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1465482.1465595","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1465482.1465595","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1465482.1465595","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the April 18-20, 1967, spring joint computer conference on - AFIPS '67 (Spring)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1465482.1465595","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1465482.1465595","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1465482.1465595","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the April 18-20, 1967, spring joint computer conference on - AFIPS '67 (Spring)","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2052347134.pdf","grobid_xml":"https://content.openalex.org/works/W2052347134.grobid-xml"},"referenced_works_count":1,"referenced_works":["https://openalex.org/W2028206183"],"related_works":["https://openalex.org/W2161335888","https://openalex.org/W2114773158","https://openalex.org/W2548106609","https://openalex.org/W1852277090","https://openalex.org/W1957521530","https://openalex.org/W2031235560","https://openalex.org/W4242010157","https://openalex.org/W2266281062","https://openalex.org/W67308010","https://openalex.org/W1703071360"],"abstract_inverted_index":{"Continuing":[0],"achievements":[1],"in":[2,36],"device":[3],"technology":[4],"(i.e.,":[5,53],"integrated":[6,24,50],"circuits)":[7],"are":[8,69,93],"drastically":[9],"changing":[10],"the":[11,15,23,29,33,46,49,54,58,60,66,74,79,84,96,102,112,115,120],"costs":[12,92],"associated":[13],"with":[14],"circuit":[16,25,51,67],"realization":[17],"of":[18,48,62,73,76,90,95,98,119],"a":[19,37,87,110],"switching":[20,38],"function.":[21],"Already":[22],"module":[26,52,85,121],"has":[27],"replaced":[28],"discrete":[30],"transistor":[31],"as":[32],"basic":[34],"unit":[35,117],"circuit.":[39],"The":[40],"factors":[41],"which":[42],"most":[43],"greatly":[44],"affect":[45],"cost":[47,118],"individual":[55],"process":[56],"steps,":[57],"packaging,":[59],"member":[61],"external":[63],"interconnections,":[64],"and":[65],"yield)":[68],"almost":[70],"wholly":[71],"independent":[72,94],"number":[75,97],"transistors":[77],"on":[78],"monolithic":[80],"chip":[81],"contained":[82],"within":[83],"Furthermore,":[86],"large":[88],"percentage":[89],"these":[91],"modules":[99],"manufactured;":[100],"therefore,":[101],"more":[103],"uses":[104],"that":[105],"can":[106],"be":[107],"found":[108],"for":[109],"module,":[111],"less":[113],"expensive":[114],"per":[116],"will":[122],"be.":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}