{"id":"https://openalex.org/W2009105712","doi":"https://doi.org/10.1145/1464052.1464114","title":"Systematic design of cryogenic logic circuits","display_name":"Systematic design of cryogenic logic circuits","publication_year":1964,"publication_date":"1964-01-01","ids":{"openalex":"https://openalex.org/W2009105712","doi":"https://doi.org/10.1145/1464052.1464114","mag":"2009105712"},"language":"en","primary_location":{"id":"doi:10.1145/1464052.1464114","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1464052.1464114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the October 27-29, 1964, fall joint computer conference, part I on XX - AFIPS '64 (Fall, part I)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062879746","display_name":"Che-Hao Yang","orcid":"https://orcid.org/0000-0002-2339-3201"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. C. Yang","raw_affiliation_strings":["Northwestern University, Evanston, Illinois","NORTHWESTERN UNIVERSITY, EVANSTON, ILLINOIS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, Illinois","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"NORTHWESTERN UNIVERSITY, EVANSTON, ILLINOIS","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084166458","display_name":"Jinan Lou","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. T. Lou","raw_affiliation_strings":["Northwestern University, Evanston, Illinois","NORTHWESTERN UNIVERSITY, EVANSTON, ILLINOIS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, Illinois","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"NORTHWESTERN UNIVERSITY, EVANSTON, ILLINOIS","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"651","last_page":"651"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9732999801635742,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9732999801635742,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9154000282287598,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7609696388244629},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.7119152545928955},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.6299157738685608},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6061726808547974},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.5338807106018066},{"id":"https://openalex.org/keywords/sort","display_name":"sort","score":0.4506417512893677},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.44212648272514343},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3217991590499878},{"id":"https://openalex.org/keywords/information-retrieval","display_name":"Information retrieval","score":0.3100689649581909},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2273477017879486},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.20742756128311157},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1568223237991333},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.11816936731338501}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7609696388244629},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.7119152545928955},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.6299157738685608},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6061726808547974},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.5338807106018066},{"id":"https://openalex.org/C88548561","wikidata":"https://www.wikidata.org/wiki/Q347599","display_name":"sort","level":2,"score":0.4506417512893677},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.44212648272514343},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3217991590499878},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.3100689649581909},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2273477017879486},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20742756128311157},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1568223237991333},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.11816936731338501},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1464052.1464114","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1464052.1464114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the October 27-29, 1964, fall joint computer conference, part I on XX - AFIPS '64 (Fall, part I)","raw_type":"proceedings-article"},{"id":"pmh:AD0617501","is_oa":false,"landing_page_url":"http://oai.dtic.mil/oai/oai?&verb=getRecord&metadataPrefix=html&identifier=AD0617501","pdf_url":null,"source":{"id":"https://openalex.org/S4406923043","display_name":"Defense Technical Information Center (DTIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTIC AND NTIS","raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1967976811","https://openalex.org/W2027166907","https://openalex.org/W2037845594","https://openalex.org/W2045296823","https://openalex.org/W2062041118","https://openalex.org/W2076025838","https://openalex.org/W2086800445","https://openalex.org/W2091376179","https://openalex.org/W2319160178","https://openalex.org/W3102173422"],"related_works":["https://openalex.org/W2095055219","https://openalex.org/W2362374543","https://openalex.org/W2116295091","https://openalex.org/W4319430205","https://openalex.org/W3121711078","https://openalex.org/W927337369","https://openalex.org/W2085265870","https://openalex.org/W2348196682","https://openalex.org/W2046912830","https://openalex.org/W279701215"],"abstract_inverted_index":{"In":[0],"recent":[1],"years":[2],"considerable":[3],"interest":[4],"has":[5,89],"been":[6,90],"manifested":[7],"in":[8,22,74,99],"the":[9,23,53,65,75],"fields":[10],"of":[11,25,46,55,67,77],"information":[12],"storage":[13],"and":[14,16,28,64,85],"retrieval":[15],"pattern":[17,29],"recognition.":[18],"An":[19,38],"important":[20,72],"element":[21],"design":[24],"information-retrieval":[26],"systems":[27],"recognition":[30],"devices":[31],"is":[32,41,97],"associative":[33,39,79],"memory":[34,40,80],"5,":[35],"10--13,":[36],"15.":[37],"particularly":[42],"suitable":[43],"for":[44,93],"search":[45],"a":[47,50],"record":[48],"from":[49],"large":[51],"file,":[52],"sorting":[54],"data":[56],"into":[57],"an":[58,78],"ordered":[59],"list":[60],"9,":[61],"10,":[62],"12":[63],"identification":[66],"patterns.":[68],"Cryotron":[69],"circuits":[70],"are":[71],"components":[73],"construction":[76],"system.":[81],"Despite":[82],"this":[83],"importance":[84],"though":[86],"cryotron":[87],"technology":[88],"actively":[91],"developed":[92],"some":[94],"years,":[95],"it":[96],"still":[98],"its":[100],"infancy.":[101]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}