{"id":"https://openalex.org/W2085237598","doi":"https://doi.org/10.1145/1463768.1463780","title":"A unified model for multicore architectures","display_name":"A unified model for multicore architectures","publication_year":2008,"publication_date":"2008-11-24","ids":{"openalex":"https://openalex.org/W2085237598","doi":"https://doi.org/10.1145/1463768.1463780","mag":"2085237598"},"language":"en","primary_location":{"id":"doi:10.1145/1463768.1463780","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1463768.1463780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st international forum on Next-generation multicore/manycore technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109804540","display_name":"John E. Savage","orcid":null},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"John E. Savage","raw_affiliation_strings":["Brown University, Providence, Rhode Island","Brown University Providence, Rhode Island"],"affiliations":[{"raw_affiliation_string":"Brown University, Providence, Rhode Island","institution_ids":["https://openalex.org/I27804330"]},{"raw_affiliation_string":"Brown University Providence, Rhode Island","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101789500","display_name":"Mohammad Zubair","orcid":"https://orcid.org/0000-0002-5449-1779"},"institutions":[{"id":"https://openalex.org/I81365321","display_name":"Old Dominion University","ror":"https://ror.org/04zjtrb98","country_code":"US","type":"education","lineage":["https://openalex.org/I81365321"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Zubair","raw_affiliation_strings":["Old Dominion University, Norfolk, Virginia"],"affiliations":[{"raw_affiliation_string":"Old Dominion University, Norfolk, Virginia","institution_ids":["https://openalex.org/I81365321"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109804540"],"corresponding_institution_ids":["https://openalex.org/I27804330"],"apc_list":null,"apc_paid":null,"fwci":4.1334,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.94221315,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.8616733551025391},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8482785820960999},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.7361609935760498},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7317596673965454},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6945543885231018},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5927416086196899},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5374788045883179},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.5072697997093201},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.43859145045280457},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4165187180042267},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32079657912254333},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17864125967025757}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.8616733551025391},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8482785820960999},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.7361609935760498},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7317596673965454},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6945543885231018},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5927416086196899},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5374788045883179},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.5072697997093201},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.43859145045280457},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4165187180042267},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32079657912254333},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17864125967025757},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1463768.1463780","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1463768.1463780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st international forum on Next-generation multicore/manycore technologies","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.207.603","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.207.603","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.brown.edu/people/jes/papers/IFMT08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3196887636","display_name":null,"funder_award_id":"CCF-0403674","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W248359745","https://openalex.org/W1526545853","https://openalex.org/W1538592187","https://openalex.org/W1555915743","https://openalex.org/W1564514837","https://openalex.org/W1590646785","https://openalex.org/W1837137364","https://openalex.org/W1965609430","https://openalex.org/W1972501001","https://openalex.org/W1975244539","https://openalex.org/W1979219950","https://openalex.org/W1994962371","https://openalex.org/W2004618348","https://openalex.org/W2005646196","https://openalex.org/W2010747199","https://openalex.org/W2011717090","https://openalex.org/W2015326607","https://openalex.org/W2027981423","https://openalex.org/W2035937417","https://openalex.org/W2036925710","https://openalex.org/W2038142281","https://openalex.org/W2038469228","https://openalex.org/W2045271686","https://openalex.org/W2051598123","https://openalex.org/W2057711597","https://openalex.org/W2065231486","https://openalex.org/W2073061372","https://openalex.org/W2079658918","https://openalex.org/W2102061396","https://openalex.org/W2114829500","https://openalex.org/W2142495779","https://openalex.org/W2146612430","https://openalex.org/W2159031085","https://openalex.org/W3201199382","https://openalex.org/W4251681643"],"related_works":["https://openalex.org/W1615383022","https://openalex.org/W2340180648","https://openalex.org/W2103667109","https://openalex.org/W2363677236","https://openalex.org/W2022666014","https://openalex.org/W2995515486","https://openalex.org/W2007964072","https://openalex.org/W2079303253","https://openalex.org/W2001031944","https://openalex.org/W2159870643"],"abstract_inverted_index":{"With":[0],"the":[1,21,67,111,143],"advent":[2],"of":[3,23,30,44,46,66,90,96,134,160,174],"multicore":[4,39,91,122,147],"and":[5,62,115,168],"many":[6],"core":[7],"architectures,":[8],"we":[9,100],"are":[10],"facing":[11],"a":[12,53,72,88,94,121,125,130,146,158,172],"problem":[13],"that":[14,58,80,128],"is":[15,34,63],"new":[16],"to":[17,37,87,176],"parallel":[18,25],"computing,":[19],"namely,":[20],"management":[22],"hierarchical":[24],"caches.":[26],"One":[27],"major":[28],"limitation":[29],"all":[31],"earlier":[32],"models":[33],"their":[35],"inability":[36],"model":[38,57,69],"processors":[40,156],"with":[41,75,149],"varying":[42],"degrees":[43],"sharing":[45],"caches":[47],"at":[48],"different":[49,108,138],"levels.":[50,140],"We":[51,78,118,141],"propose":[52],"unified":[54,82],"memory":[55,105,135],"hierarchy":[56,112],"addresses":[59],"these":[60],"limitations":[61],"an":[64],"extension":[65],"MHG":[68],"developed":[70],"for":[71,93,113,124],"single":[73],"processor":[74],"multi-memory":[76],"hierarchy.":[77],"demonstrate":[79],"our":[81],"framework":[83],"can":[84],"be":[85],"applied":[86],"number":[89],"architectures":[92],"variety":[95],"applications.":[97],"In":[98],"particular,":[99],"derive":[101],"lower":[102],"bounds":[103],"on":[104,145],"traffic":[106,136],"between":[107,137],"levels":[109],"in":[110],"financial":[114,126],"scientific":[116],"computations.":[117],"also":[119],"give":[120],"algorithms":[123,164],"application":[127],"exhibits":[129],"constant-factor":[131],"optimal":[132],"amount":[133],"cache":[139],"implemented":[142],"algorithm":[144],"system":[148],"two":[150],"Quad-Core":[151],"Intel":[152],"Xeon":[153],"5310":[154],"1.6GHz":[155],"having":[157],"total":[159],"8":[161],"cores.":[162],"Our":[163],"outperform":[165],"compiler":[166],"optimized":[167],"auto-parallelized":[169],"code":[170],"by":[171],"factor":[173],"up":[175],"7.3.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}