{"id":"https://openalex.org/W2059113806","doi":"https://doi.org/10.1145/1462586.1462591","title":"RAT","display_name":"RAT","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2059113806","doi":"https://doi.org/10.1145/1462586.1462591","mag":"2059113806"},"language":"en","primary_location":{"id":"doi:10.1145/1462586.1462591","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1462586.1462591","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055947743","display_name":"Brian Holland","orcid":"https://orcid.org/0000-0003-3157-9601"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Holland","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC) University of Florida","[NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC) University of Florida","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"[NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida]","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101866755","display_name":"Karthik Nagarajan","orcid":"https://orcid.org/0000-0003-3863-1396"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthik Nagarajan","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC) University of Florida","[NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC) University of Florida","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"[NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida]","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082898376","display_name":"Alan D. George","orcid":"https://orcid.org/0000-0001-9665-2879"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan D. George","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC) University of Florida","[NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC) University of Florida","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"[NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida]","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":4.2173,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.94532986,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"1","issue":"4","first_page":"1","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.9452319145202637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8767374753952026},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49816465377807617},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41304725408554077},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4028749465942383},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34832578897476196},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23935404419898987}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9452319145202637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8767374753952026},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49816465377807617},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41304725408554077},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4028749465942383},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34832578897476196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23935404419898987}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1462586.1462591","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1462586.1462591","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G818933388","display_name":null,"funder_award_id":"EEC-0642422","funder_id":"https://openalex.org/F4320337394","funder_display_name":"Division of Engineering Education and Centers"}],"funders":[{"id":"https://openalex.org/F4320337394","display_name":"Division of Engineering Education and Centers","ror":"https://ror.org/050rnw378"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W12748909","https://openalex.org/W186630818","https://openalex.org/W286550163","https://openalex.org/W1523628773","https://openalex.org/W1534398032","https://openalex.org/W1586257585","https://openalex.org/W1715210234","https://openalex.org/W1989477191","https://openalex.org/W2003825844","https://openalex.org/W2004618348","https://openalex.org/W2009358844","https://openalex.org/W2029459574","https://openalex.org/W2040356714","https://openalex.org/W2041351581","https://openalex.org/W2041902442","https://openalex.org/W2045271686","https://openalex.org/W2068803624","https://openalex.org/W2082193796","https://openalex.org/W2093381148","https://openalex.org/W2102061396","https://openalex.org/W2104041796","https://openalex.org/W2106655287","https://openalex.org/W2110186238","https://openalex.org/W2110265185","https://openalex.org/W2119003581","https://openalex.org/W2119131949","https://openalex.org/W2122862680","https://openalex.org/W2126186511","https://openalex.org/W2127495498","https://openalex.org/W2136315902","https://openalex.org/W2144847687","https://openalex.org/W2146014558","https://openalex.org/W2156662599","https://openalex.org/W2156871002","https://openalex.org/W2162880276"],"related_works":["https://openalex.org/W2317245370","https://openalex.org/W4249323025","https://openalex.org/W198851386","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W1980160788","https://openalex.org/W2148915962","https://openalex.org/W2283866686","https://openalex.org/W4287182096","https://openalex.org/W27867058"],"abstract_inverted_index":{"While":[0],"the":[1,22,25,32,70,77,89,113],"promise":[2],"of":[3,28,79,83,108,116],"achieving":[4],"speedup":[5],"and":[6,37,97,106],"additional":[7],"benefits":[8],"such":[9],"as":[10,74],"high":[11],"performance":[12],"per":[13],"watt":[14],"with":[15,24],"FPGAs":[16],"continues":[17],"to":[18,46,51,69,75],"expand,":[19],"chief":[20],"among":[21],"challenges":[23],"emerging":[26],"paradigm":[27],"reconfigurable":[29],"computing":[30],"is":[31,44,54],"complexity":[33],"in":[34,81],"application":[35,50,64,117],"design":[36,110],"implementation.":[38],"Before":[39],"a":[40,48,57,95],"lengthy":[41],"development":[42],"effort":[43],"undertaken":[45],"map":[47],"given":[49],"hardware,":[52],"it":[53],"important":[55],"that":[56,63],"high-level":[58],"parallel":[59],"algorithm":[60],"crafted":[61],"for":[62,100],"first":[65],"be":[66],"analyzed":[67],"relative":[68],"target":[71],"platform,":[72],"so":[73],"ascertain":[76],"likelihood":[78],"success":[80],"terms":[82],"potential":[84],"speedup.":[85],"This":[86],"article":[87],"presents":[88],"RC":[90],"Amenability":[91],"Test,":[92],"or":[93],"RAT,":[94],"methodology":[96],"model":[98],"developed":[99],"this":[101],"purpose,":[102],"supporting":[103],"rapid":[104],"exploration":[105],"prediction":[107],"strategic":[109],"tradeoffs":[111],"during":[112],"formulation":[114],"stage":[115],"development.":[118]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":5}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2016-06-24T00:00:00"}