{"id":"https://openalex.org/W1990859821","doi":"https://doi.org/10.1145/1458043.1458068","title":"State-logic relations in autonomous sequential networks","display_name":"State-logic relations in autonomous sequential networks","publication_year":1958,"publication_date":"1958-01-01","ids":{"openalex":"https://openalex.org/W1990859821","doi":"https://doi.org/10.1145/1458043.1458068","mag":"1990859821"},"language":"en","primary_location":{"id":"doi:10.1145/1458043.1458068","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1458043.1458068","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1458043.1458068","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Papers and discussions presented at the December 3-5, 1958, eastern joint computer conference: Modern computers: objectives, designs, applications on XX - AIEE-ACM-IRE '58 (Eastern)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1458043.1458068","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089543844","display_name":"William H. Kautz","orcid":null},"institutions":[{"id":"https://openalex.org/I1298353152","display_name":"SRI International","ror":"https://ror.org/05s570m15","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1298353152"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"W. H. Kautz","raw_affiliation_strings":["Stanford Research Institute, Menlo Park, Calif"],"affiliations":[{"raw_affiliation_string":"Stanford Research Institute, Menlo Park, Calif","institution_ids":["https://openalex.org/I1298353152"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5089543844"],"corresponding_institution_ids":["https://openalex.org/I1298353152"],"apc_list":null,"apc_paid":null,"fwci":4.5,"has_fulltext":true,"cited_by_count":14,"citation_normalized_percentile":{"value":0.92857143,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"119","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7442141771316528},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.7368882894515991},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7229140400886536},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.634991466999054},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.588959276676178},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5662569999694824},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.518110454082489},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.48229292035102844},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.47752606868743896},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47617143392562866},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.354020357131958},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2935081124305725},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2879944443702698},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14580726623535156},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13046151399612427},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10466635227203369}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7442141771316528},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7368882894515991},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7229140400886536},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.634991466999054},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.588959276676178},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5662569999694824},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.518110454082489},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.48229292035102844},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.47752606868743896},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47617143392562866},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.354020357131958},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2935081124305725},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2879944443702698},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14580726623535156},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13046151399612427},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10466635227203369},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1458043.1458068","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1458043.1458068","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1458043.1458068","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Papers and discussions presented at the December 3-5, 1958, eastern joint computer conference: Modern computers: objectives, designs, applications on XX - AIEE-ACM-IRE '58 (Eastern)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1458043.1458068","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1458043.1458068","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1458043.1458068","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Papers and discussions presented at the December 3-5, 1958, eastern joint computer conference: Modern computers: objectives, designs, applications on XX - AIEE-ACM-IRE '58 (Eastern)","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1990859821.pdf","grobid_xml":"https://content.openalex.org/works/W1990859821.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W2004229705","https://openalex.org/W2009995222","https://openalex.org/W2114949864","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2535130387","https://openalex.org/W2096532933","https://openalex.org/W2205347728","https://openalex.org/W2188166871","https://openalex.org/W2045651232","https://openalex.org/W1531819087","https://openalex.org/W2017650358","https://openalex.org/W2546296217","https://openalex.org/W3013757523","https://openalex.org/W2783755876"],"abstract_inverted_index":{"Synopsis:":[0],"A":[1],"sequential":[2],"network":[3],"consists":[4],"of":[5,8,41,60,105,108],"an":[6],"interconnection":[7],"logical":[9],"elements,":[10,19],"such":[11,20,69],"as":[12,21,58,70],"\"and\"-gates,":[13],"\"or\"-gates,":[14],"inverters,":[15],"etc.,":[16],"and":[17,23,43,63,66,95,102],"storage":[18],"flip-flops":[22],"delay":[24],"lines.":[25],"These":[26],"networks":[27,56,82],"process":[28],"signals,":[29,32],"usually":[30],"binary":[31],"in":[33,111],"the":[34,51,106],"sense":[35],"that":[36],"they":[37,91],"convert":[38],"input":[39,52],"sequences":[40,47],"0's":[42],"1's":[44],"into":[45],"output":[46],"functionally":[48],"related":[49],"to":[50,100],"sequences.":[53],"Typically,":[54],"these":[55],"occur":[57],"parts":[59],"digital":[61],"computers":[62],"control":[64],"systems,":[65],"perform":[67],"operations":[68],"counting,":[71],"code":[72],"conversion,":[73],"program":[74],"control,":[75],"addition,":[76],"comparison,":[77],"sequence":[78],"generation,":[79],"etc.":[80],"Such":[81],"are":[83,92,96],"presently":[84],"designed":[85],"by":[86],"unsystematic":[87],"cut-and-try":[88],"methods.":[89],"Consequently":[90],"unnecessarily":[93],"costly,":[94],"often":[97],"more":[98],"difficult":[99],"test":[101],"maintain":[103],"because":[104],"lack":[107],"patterned":[109],"structure":[110],"their":[112],"realization.":[113]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}