{"id":"https://openalex.org/W2158599369","doi":"https://doi.org/10.1145/1454115.1454149","title":"Meeting points","display_name":"Meeting points","publication_year":2008,"publication_date":"2008-10-25","ids":{"openalex":"https://openalex.org/W2158599369","doi":"https://doi.org/10.1145/1454115.1454149","mag":"2158599369"},"language":"en","primary_location":{"id":"doi:10.1145/1454115.1454149","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1454115.1454149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102393644","display_name":"Qiong Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136471","display_name":"FC Barcelona","ror":"https://ror.org/04bpz1v84","country_code":"ES","type":"other","lineage":["https://openalex.org/I4210136471"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Qiong Cai","raw_affiliation_strings":["Intel Barcelona Research Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Barcelona, Spain","institution_ids":["https://openalex.org/I4210136471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102999739","display_name":"J. M. Gonzalez Castro","orcid":"https://orcid.org/0000-0001-5522-259X"},"institutions":[{"id":"https://openalex.org/I4210136471","display_name":"FC Barcelona","ror":"https://ror.org/04bpz1v84","country_code":"ES","type":"other","lineage":["https://openalex.org/I4210136471"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Gonz\u00e1lez","raw_affiliation_strings":["Intel Barcelona Research Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Barcelona, Spain","institution_ids":["https://openalex.org/I4210136471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081739050","display_name":"Ryan Rakvic","orcid":null},"institutions":[{"id":"https://openalex.org/I189158971","display_name":"United States Naval Academy","ror":"https://ror.org/00znex860","country_code":"US","type":"education","lineage":["https://openalex.org/I1330347796","https://openalex.org/I189158971","https://openalex.org/I3130687028"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Rakvic","raw_affiliation_strings":["United States Naval Academy, Annapolis, Maryland, USA"],"affiliations":[{"raw_affiliation_string":"United States Naval Academy, Annapolis, Maryland, USA","institution_ids":["https://openalex.org/I189158971"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000686736","display_name":"Grigorios Magklis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136471","display_name":"FC Barcelona","ror":"https://ror.org/04bpz1v84","country_code":"ES","type":"other","lineage":["https://openalex.org/I4210136471"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Grigorios Magklis","raw_affiliation_strings":["Intel Barcelona Research Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Barcelona, Spain","institution_ids":["https://openalex.org/I4210136471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111728780","display_name":"Pedro Chaparro","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136471","display_name":"FC Barcelona","ror":"https://ror.org/04bpz1v84","country_code":"ES","type":"other","lineage":["https://openalex.org/I4210136471"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Chaparro","raw_affiliation_strings":["Intel Barcelona Research Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Barcelona, Spain","institution_ids":["https://openalex.org/I4210136471"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100733331","display_name":"Antonio Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0009-0996"},"institutions":[{"id":"https://openalex.org/I4210136471","display_name":"FC Barcelona","ror":"https://ror.org/04bpz1v84","country_code":"ES","type":"other","lineage":["https://openalex.org/I4210136471"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Gonz\u00e1lez","raw_affiliation_strings":["Intel Barcelona Research Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Barcelona, Spain","institution_ids":["https://openalex.org/I4210136471"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5102393644"],"corresponding_institution_ids":["https://openalex.org/I4210136471"],"apc_list":null,"apc_paid":null,"fwci":9.5674,"has_fulltext":false,"cited_by_count":88,"citation_normalized_percentile":{"value":0.98283884,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"240","last_page":"249"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.9017082452774048},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7430768013000488},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5149441361427307},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4704025387763977},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.4375629723072052},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3786161541938782},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2871757447719574},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13985097408294678}],"concepts":[{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.9017082452774048},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7430768013000488},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5149441361427307},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4704025387763977},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.4375629723072052},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3786161541938782},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2871757447719574},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13985097408294678}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1454115.1454149","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1454115.1454149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W20828189","https://openalex.org/W73121609","https://openalex.org/W79022431","https://openalex.org/W1587466478","https://openalex.org/W1702275516","https://openalex.org/W1934130410","https://openalex.org/W1981411441","https://openalex.org/W2003061490","https://openalex.org/W2022740893","https://openalex.org/W2052006175","https://openalex.org/W2054989520","https://openalex.org/W2079186079","https://openalex.org/W2098540801","https://openalex.org/W2102727118","https://openalex.org/W2106149957","https://openalex.org/W2108387401","https://openalex.org/W2112067212","https://openalex.org/W2112085716","https://openalex.org/W2118532220","https://openalex.org/W2131308327","https://openalex.org/W2132100607","https://openalex.org/W2140057257","https://openalex.org/W2141242940","https://openalex.org/W2145815796","https://openalex.org/W2147943147","https://openalex.org/W2148528597","https://openalex.org/W2150547581","https://openalex.org/W2153173314","https://openalex.org/W2162847528","https://openalex.org/W2170653240","https://openalex.org/W2171703369","https://openalex.org/W2185377952","https://openalex.org/W2472497014","https://openalex.org/W2535431417","https://openalex.org/W3023634467","https://openalex.org/W4236135525","https://openalex.org/W4239012550","https://openalex.org/W4239331546","https://openalex.org/W4240807263","https://openalex.org/W4242466841","https://openalex.org/W4385222547"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2735012529","https://openalex.org/W2732121450","https://openalex.org/W1619273082","https://openalex.org/W1604566864","https://openalex.org/W2023832055","https://openalex.org/W2082485924"],"abstract_inverted_index":{"We":[0,19],"present":[1],"a":[2,16,118],"novel":[3],"mechanism,":[4],"called":[5],"meeting":[6],"point":[7],"thread":[8,23,40,52,58,77,106,135],"characterization,":[9],"to":[10,103,142,157],"dynamically":[11],"detect":[12],"critical":[13,22,76,105],"threads":[14],"in":[15,31,107],"parallel":[17,33],"region.":[18,34],"define":[20],"the":[21,24,27,32,36,72,75,84,89,104,108,123],"one":[25],"with":[26,122,146],"longest":[28],"completion":[29],"time":[30],"Knowing":[35],"criticality":[37],"of":[38,88,111],"each":[39],"has":[41],"many":[42],"potential":[43],"applications.":[44],"In":[45],"this":[46],"work,":[47],"we":[48],"propose":[49],"two":[50],"applications:":[51],"delaying":[53,66,136],"for":[54,60],"multi-core":[55],"systems":[56],"and":[57,86,126],"balancing":[59,95,151],"simultaneous":[61],"multi-threaded":[62],"(SMT)":[63],"cores.":[64],"Thread":[65,94,150],"saves":[67],"energy":[68,139],"consumptions":[69],"by":[70,99],"running":[71],"core":[73],"containing":[74,91],"at":[78],"maximum":[79],"frequency":[80,85],"while":[81],"scaling":[82],"down":[83],"voltage":[87],"cores":[90],"non-critical":[92],"threads.":[93],"improves":[96],"overall":[97],"performance":[98,148,154],"giving":[100],"higher":[101],"priority":[102],"issue":[109],"queue":[110],"an":[112],"SMT":[113],"core.":[114],"Our":[115],"experiments":[116],"on":[117],"detailed":[119],"microprocessor":[120],"simulator":[121],"Recognition,":[124],"Mining,":[125],"Synthesis":[127],"applications":[128],"from":[129,155],"Intel":[130],"research":[131],"laboratory":[132],"reveal":[133],"that":[134],"can":[137,152],"achieve":[138],"savings":[140],"up":[141],"more":[143],"than":[144],"40%":[145],"negligible":[147],"loss.":[149],"improve":[153],"1%":[156],"20%.":[158]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":13}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2016-06-24T00:00:00"}