{"id":"https://openalex.org/W2132301251","doi":"https://doi.org/10.1145/1454115.1454141","title":"Multi-optimization power management for chip multiprocessors","display_name":"Multi-optimization power management for chip multiprocessors","publication_year":2008,"publication_date":"2008-10-25","ids":{"openalex":"https://openalex.org/W2132301251","doi":"https://doi.org/10.1145/1454115.1454141","mag":"2132301251"},"language":"en","primary_location":{"id":"doi:10.1145/1454115.1454141","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1454115.1454141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010835937","display_name":"Ke Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ke Meng","raw_affiliation_strings":["Northwestern University, Evanston, IL, USA","EECS Department, Northwestern University, Evanston, IL USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"EECS Department, Northwestern University, Evanston, IL USA#TAB#","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068821873","display_name":"Russ Joseph","orcid":"https://orcid.org/0000-0001-6349-1888"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russ Joseph","raw_affiliation_strings":["Northwestern University, Evanston, IL, USA","EECS Department, Northwestern University, Evanston, IL USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"EECS Department, Northwestern University, Evanston, IL USA#TAB#","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068224304","display_name":"Robert P. Dick","orcid":"https://orcid.org/0000-0001-5428-9530"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert P. Dick","raw_affiliation_strings":["Northwestern University, Evanston, IL, USA","EECS Department, Northwestern University, Evanston, IL USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"EECS Department, Northwestern University, Evanston, IL USA#TAB#","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004722925","display_name":"Li Shang","orcid":"https://orcid.org/0000-0003-3944-7531"},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li Shang","raw_affiliation_strings":["University of Colorado, Boulder, CO, USA","ECE Department, University of Colorado, Boulder, USA"],"affiliations":[{"raw_affiliation_string":"University of Colorado, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]},{"raw_affiliation_string":"ECE Department, University of Colorado, Boulder, USA","institution_ids":["https://openalex.org/I188538660"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010835937"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":10.3335,"has_fulltext":false,"cited_by_count":96,"citation_normalized_percentile":{"value":0.98464564,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"177","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7979471683502197},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7248463034629822},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5945816040039062},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5262545347213745},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5083417296409607},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5044821500778198},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48997512459754944},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.45335379242897034},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4462081491947174},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.43074190616607666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35859495401382446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08041295409202576}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7979471683502197},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7248463034629822},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5945816040039062},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5262545347213745},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5083417296409607},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5044821500778198},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48997512459754944},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.45335379242897034},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4462081491947174},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.43074190616607666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35859495401382446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08041295409202576},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1454115.1454141","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1454115.1454141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.155.1522","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.155.1522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.northwestern.edu/~rjoseph/publications/cmp-adapt.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.516.1675","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.516.1675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://robertdick.org/publications/meng08oct.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W424435301","https://openalex.org/W1564252477","https://openalex.org/W1584744778","https://openalex.org/W1993814189","https://openalex.org/W2073617099","https://openalex.org/W2096462471","https://openalex.org/W2097331668","https://openalex.org/W2098228187","https://openalex.org/W2101308451","https://openalex.org/W2102727118","https://openalex.org/W2105834362","https://openalex.org/W2112085716","https://openalex.org/W2116295078","https://openalex.org/W2117299787","https://openalex.org/W2123801699","https://openalex.org/W2125892790","https://openalex.org/W2127637835","https://openalex.org/W2127643746","https://openalex.org/W2130261923","https://openalex.org/W2133181071","https://openalex.org/W2141686413","https://openalex.org/W2143773524","https://openalex.org/W2149813938","https://openalex.org/W2153456949","https://openalex.org/W2154857344","https://openalex.org/W2155119470","https://openalex.org/W2155168119","https://openalex.org/W2155470578","https://openalex.org/W2164705534","https://openalex.org/W2165160270","https://openalex.org/W2292073965","https://openalex.org/W2485549318","https://openalex.org/W2539659607","https://openalex.org/W4285719527","https://openalex.org/W6606148001","https://openalex.org/W6684123787","https://openalex.org/W6722492070"],"related_works":["https://openalex.org/W2128523353","https://openalex.org/W2291648581","https://openalex.org/W2283291034","https://openalex.org/W2361108168","https://openalex.org/W2371326151","https://openalex.org/W2051367001","https://openalex.org/W2326041751","https://openalex.org/W2115579119","https://openalex.org/W2017236304","https://openalex.org/W2120080222"],"abstract_inverted_index":{"The":[0],"emergence":[1],"of":[2,13,17,22,46,61,83,92],"power":[3,19,26],"as":[4],"a":[5,14,30,74,78,89],"first-class":[6],"design":[7],"constraint":[8],"has":[9],"fueled":[10],"the":[11,43,81],"proposal":[12],"growing":[15],"number":[16],"run-time":[18],"optimizations.":[20],"Many":[21],"these":[23,47,62],"optimizations":[24,48,63,93],"trade-off":[25],"saving":[27],"opportunity":[28],"for":[29],"variable":[31],"performance":[32],"loss":[33],"which":[34,59],"depends":[35],"on":[36],"application":[37],"characteristics":[38],"and":[39,52],"program":[40],"phase.":[41],"Furthermore,":[42],"potential":[44],"benefits":[45],"are":[49],"sometimes":[50],"non-additive,":[51],"it":[53],"can":[54],"be":[55,95],"difficult":[56],"to":[57,64,71],"identify":[58],"combinations":[60],"apply.":[65],"Trial-and-error":[66],"approaches":[67],"have":[68],"been":[69],"proposed":[70],"adaptively":[72],"tune":[73],"processor.":[75],"However,":[76],"in":[77],"chip":[79],"multiprocessor,":[80],"cost":[82],"individually":[84],"configuring":[85],"each":[86],"core":[87],"under":[88,97],"wide":[90],"range":[91],"might":[94],"prohibitive":[96],"simple":[98],"trial-and-error":[99],"approaches.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":14},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}