{"id":"https://openalex.org/W2007432529","doi":"https://doi.org/10.1145/1454115.1454125","title":"Pangaea","display_name":"Pangaea","publication_year":2008,"publication_date":"2008-10-25","ids":{"openalex":"https://openalex.org/W2007432529","doi":"https://doi.org/10.1145/1454115.1454125","mag":"2007432529"},"language":"en","primary_location":{"id":"doi:10.1145/1454115.1454125","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1454115.1454125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000808423","display_name":"Henry Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Henry Wong","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada","Dept. of Electrical & Computer Engineering, Univ. of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Univ. of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072950057","display_name":"Anne Bracy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anne Bracy","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014543355","display_name":"Ethan Schuchman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ethan Schuchman","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026788167","display_name":"Tor M. Aamodt","orcid":"https://orcid.org/0000-0003-1161-692X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tor M. Aamodt","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada","Dept. of Electrical & Computer Engineering, Univ. of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Univ. of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005994838","display_name":"Jamison D. Collins","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jamison D. Collins","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008708613","display_name":"Perry H. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Perry H. Wang","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019370884","display_name":"Gautham N. Chinya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gautham Chinya","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005620693","display_name":"Ankur Khandelwal Groen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Khandelwal Groen","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","[Digital Enterprise Group, Intel Corporation, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Digital Enterprise Group, Intel Corporation, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054285749","display_name":"Hong Jiang","orcid":"https://orcid.org/0000-0002-1477-9751"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Jiang","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Graphics Architecture, Mobility Groups, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Graphics Architecture, Mobility Groups, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100371015","display_name":"Hong Wang","orcid":"https://orcid.org/0009-0008-2874-2168"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Wang","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Microprocessor Technology Labs, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.2878,"has_fulltext":false,"cited_by_count":57,"citation_normalized_percentile":{"value":0.9783939,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"52","last_page":"61"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.799485445022583},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5272794365882874},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.4803960621356964},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.4498889446258545},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.44739899039268494},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.4298984110355377},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2874106764793396},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.141961008310318}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.799485445022583},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5272794365882874},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.4803960621356964},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.4498889446258545},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.44739899039268494},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.4298984110355377},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2874106764793396},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.141961008310318}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1454115.1454125","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1454115.1454125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W79022431","https://openalex.org/W1598283091","https://openalex.org/W1963829156","https://openalex.org/W2022807575","https://openalex.org/W2026063955","https://openalex.org/W2032309817","https://openalex.org/W2059807497","https://openalex.org/W2063160743","https://openalex.org/W2099708455","https://openalex.org/W2100304243","https://openalex.org/W2106172074","https://openalex.org/W2108157916","https://openalex.org/W2112085716","https://openalex.org/W2116460500","https://openalex.org/W2121758805","https://openalex.org/W2130510086","https://openalex.org/W2132100607","https://openalex.org/W2137677055","https://openalex.org/W2142040211","https://openalex.org/W2147943147","https://openalex.org/W2151634145","https://openalex.org/W2152056423","https://openalex.org/W2152496451","https://openalex.org/W2155066383","https://openalex.org/W2161125986","https://openalex.org/W2164078082","https://openalex.org/W2168502318","https://openalex.org/W2170675137","https://openalex.org/W2225002060","https://openalex.org/W4236062646","https://openalex.org/W4241388180","https://openalex.org/W4242466841","https://openalex.org/W4244646280","https://openalex.org/W4250814284","https://openalex.org/W4254612816"],"related_works":["https://openalex.org/W2505380084","https://openalex.org/W4400333498","https://openalex.org/W2086739451","https://openalex.org/W3183233360","https://openalex.org/W2033778626","https://openalex.org/W2023832055","https://openalex.org/W2082485924","https://openalex.org/W1980160788","https://openalex.org/W641925902","https://openalex.org/W2149904643"],"abstract_inverted_index":{"Moore's":[0],"Law":[1],"and":[2,49,78,92,103,111,130,155,204],"the":[3,11,39,59,62,84,99,104,112,122,143,149,164,167,170,180,182],"drive":[4],"towards":[5],"performance":[6],"efficiency":[7],"have":[8],"led":[9],"to":[10,72,83,179,192,219],"on-chip":[12],"integration":[13,43,91],"of":[14,58,126,151,159,190,211,217],"general-purpose":[15,75,212],"cores":[16,33,102,154],"with":[17,34],"special-purpose":[18],"accelerators.":[19],"Pangaea":[20,52,110,197],"is":[21,70,186,198],"a":[22,55,80,137,176,201],"heterogeneous":[23],"CMP":[24],"design":[25],"for":[26,66],"non-rendering":[27],"workloads":[28,214],"that":[29,44,87],"integrates":[30],"IA32":[31,85,100,128,173,207],"CPU":[32,48,101,129],"non-IA32":[35,105],"GPU-class":[36],"multi-cores,":[37],"extending":[38],"current":[40,113],"state-of-the-art":[41],"CPU-GPU":[42,114],"physically":[45],"\"fuses\"":[46],"existing":[47],"GPU":[50,76,106,153,161,177],"designs.":[51],"introduces":[53],"(1)":[54],"resource":[56],"repartitioning":[57],"GPU,":[60],"where":[61],"hardware":[63,147],"budget":[64],"dedicated":[65],"3D-specific":[67],"graphics":[68],"processing":[69],"used":[71],"build":[73],"more":[74],"cores,":[77],"(2)":[79],"3-instruction":[81],"extension":[82],"ISA":[86,165],"supports":[88],"tighter":[89],"architectural":[90],"fine-grain":[93],"shared":[94],"memory":[95],"collaborative":[96],"multithreading":[97],"between":[98],"cores.":[107,162],"We":[108],"implement":[109],"designs":[115],"in":[116],"fully-functional":[117],"synthesizable":[118],"RTL":[119,125],"based":[120],"on":[121,200],"production":[123],"quality":[124],"an":[127,131,172],"Intel":[132],"GMA":[133],"X4500":[134],"GPU.":[135],"On":[136],"65":[138],"nm":[139],"ASIC":[140],"process":[141],"technology,":[142],"legacy":[144],"graphics-specific":[145],"fixed-function":[146],"has":[148],"area":[150],"9":[152],"total":[156],"power":[157],"consumption":[158],"5":[160],"With":[163],"extensions,":[166],"latency":[168],"from":[169,188],"time":[171,181],"core":[174],"spawns":[175],"thread":[178,183],"begins":[184],"execution":[185],"reduced":[187],"thousands":[189],"cycles":[191],"fewer":[193],"than":[194],"30":[195],"cycles.":[196],"synthesized":[199],"FPGA-based":[202],"prototype":[203],"runs":[205],"off-the-shelf":[206],"OSes.":[208],"A":[209],"set":[210],"non-graphics":[213],"demonstrate":[215],"speedups":[216],"up":[218],"8.8x.":[220]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}