{"id":"https://openalex.org/W2144382742","doi":"https://doi.org/10.1145/1454115.1454124","title":"Core cannibalization architecture","display_name":"Core cannibalization architecture","publication_year":2008,"publication_date":"2008-10-25","ids":{"openalex":"https://openalex.org/W2144382742","doi":"https://doi.org/10.1145/1454115.1454124","mag":"2144382742"},"language":"en","primary_location":{"id":"doi:10.1145/1454115.1454124","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1454115.1454124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007307173","display_name":"Bogdan F. Romanescu","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bogdan F. Romanescu","raw_affiliation_strings":["Duke University, Durham, NC, USA","Department of Electrical & Computer Engineering, Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072847774","display_name":"Daniel J. Sorin","orcid":"https://orcid.org/0000-0001-7013-8986"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel J. Sorin","raw_affiliation_strings":["Duke University, Durham, NC, USA","Department of Electrical & Computer Engineering, Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007307173"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":13.1978,"has_fulltext":false,"cited_by_count":86,"citation_normalized_percentile":{"value":0.98903708,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"43","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cannibalization","display_name":"Cannibalization","score":0.831308126449585},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.7240146994590759},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.7205893397331238},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7197055816650391},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6988437175750732},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6301649808883667},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5929808020591736},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5773215293884277},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.560914158821106},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.501532793045044},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41629114747047424},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38151389360427856},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3345743715763092},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22830823063850403},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15934038162231445},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11240166425704956}],"concepts":[{"id":"https://openalex.org/C2777538425","wikidata":"https://www.wikidata.org/wiki/Q1154300","display_name":"Cannibalization","level":2,"score":0.831308126449585},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.7240146994590759},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.7205893397331238},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7197055816650391},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6988437175750732},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6301649808883667},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5929808020591736},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5773215293884277},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.560914158821106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.501532793045044},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41629114747047424},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38151389360427856},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3345743715763092},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22830823063850403},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15934038162231445},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11240166425704956},{"id":"https://openalex.org/C40700","wikidata":"https://www.wikidata.org/wiki/Q1411783","display_name":"Industrial organization","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1454115.1454124","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1454115.1454124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W108204089","https://openalex.org/W1555915743","https://openalex.org/W1991406672","https://openalex.org/W2006097283","https://openalex.org/W2008482633","https://openalex.org/W2009919741","https://openalex.org/W2022740893","https://openalex.org/W2080484516","https://openalex.org/W2104086123","https://openalex.org/W2108795365","https://openalex.org/W2117285153","https://openalex.org/W2125067970","https://openalex.org/W2125890858","https://openalex.org/W2126696437","https://openalex.org/W2134629288","https://openalex.org/W2135123845","https://openalex.org/W2142598547","https://openalex.org/W2155581886","https://openalex.org/W2165071510","https://openalex.org/W2167556016","https://openalex.org/W2167678606","https://openalex.org/W2171825402","https://openalex.org/W2545500460","https://openalex.org/W4235837895","https://openalex.org/W4243134243","https://openalex.org/W4245124044","https://openalex.org/W6651977010"],"related_works":["https://openalex.org/W2488897859","https://openalex.org/W2092389159","https://openalex.org/W2144382742","https://openalex.org/W2113658568","https://openalex.org/W3198758847","https://openalex.org/W4230458348","https://openalex.org/W2063558432","https://openalex.org/W1535182392","https://openalex.org/W2357878524","https://openalex.org/W2545799493"],"abstract_inverted_index":{"To":[0],"improve":[1],"the":[2,14,27,34,39,47,52,61,86],"lifetime":[3,88],"performance":[4],"of":[5,26,36,49,63,75],"a":[6,24],"multicore":[7],"chip":[8,20],"with":[9,21],"simple":[10],"cores,":[11],"we":[12],"propose":[13],"Core":[15],"Cannibalization":[16],"Architecture":[17],"(CCA).":[18],"A":[19],"CCA":[22,72,84],"provisions":[23],"fraction":[25],"cores":[28,31],"as":[29],"cannibalizable":[30],"(CCs).":[32],"In":[33,46],"absence":[35],"hard":[37,50],"faults,":[38,51],"CCs":[40,53],"function":[41],"just":[42],"like":[43],"normal":[44],"cores.":[45,79],"presence":[48],"can":[54],"be":[55],"cannibalized":[56],"for":[57],"spare":[58],"parts":[59],"at":[60],"granularity":[62],"pipeline":[64],"stages.":[65],"We":[66],"have":[67],"designed":[68],"and":[69],"laid":[70],"out":[71],"chips":[73,92],"composed":[74],"multiple":[76],"OpenRISC":[77],"1200":[78],"Our":[80],"results":[81],"show":[82],"that":[83],"improves":[85],"chips'":[87],"performances,":[89],"compared":[90],"to":[91],"without":[93],"CCA.":[94]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":11}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}