{"id":"https://openalex.org/W2137359677","doi":"https://doi.org/10.1145/1450135.1450194","title":"Methodology for multi-granularity embedded processor power model generation for an ESL design flow","display_name":"Methodology for multi-granularity embedded processor power model generation for an ESL design flow","publication_year":2008,"publication_date":"2008-10-19","ids":{"openalex":"https://openalex.org/W2137359677","doi":"https://doi.org/10.1145/1450135.1450194","mag":"2137359677"},"language":"en","primary_location":{"id":"doi:10.1145/1450135.1450194","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103251316","display_name":"Young-Hwan Park","orcid":"https://orcid.org/0000-0003-1217-8685"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Young-Hwan Park","raw_affiliation_strings":["University of California, Irvine, Irvine, CA, USA","University of California Irvine, IRVINE, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California Irvine, IRVINE, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Pasricha","raw_affiliation_strings":["Colorado State University, Fort Collins, CO, USA","Colorado State University Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Colorado State University Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008034875","display_name":"Fadi Kurdahi","orcid":"https://orcid.org/0000-0002-6982-365X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fadi J. Kurdahi","raw_affiliation_strings":["University of California, Irvine, Irvine, CA, USA","University of California Irvine, IRVINE, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California Irvine, IRVINE, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil Dutt","raw_affiliation_strings":["University of California, Irvine, Irvine, CA, USA","University of California Irvine, IRVINE, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California Irvine, IRVINE, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103251316"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":1.3864,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84309754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"255","last_page":"260"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7828481197357178},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7349916100502014},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6713508367538452},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6625354886054993},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.6483747959136963},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5250986814498901},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.5095722675323486},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5065368413925171},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48786401748657227},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.45588386058807373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45179933309555054},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4097106158733368},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12211015820503235},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08881402015686035}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7828481197357178},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7349916100502014},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6713508367538452},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6625354886054993},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.6483747959136963},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5250986814498901},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.5095722675323486},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5065368413925171},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48786401748657227},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.45588386058807373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45179933309555054},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4097106158733368},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12211015820503235},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08881402015686035},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1450135.1450194","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.545.5825","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.545.5825","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.engr.colostate.edu/~sudeep/pubs/publications/2008-CODES+ISSS-Park.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.545.7571","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.545.7571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/esweek08/codes/p255.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1576303512","https://openalex.org/W1941495942","https://openalex.org/W1984622938","https://openalex.org/W1990620171","https://openalex.org/W2020216714","https://openalex.org/W2021442934","https://openalex.org/W2028600299","https://openalex.org/W2032094184","https://openalex.org/W2099315024","https://openalex.org/W2102727118","https://openalex.org/W2117379562","https://openalex.org/W2125999955","https://openalex.org/W2129671278","https://openalex.org/W2138150578","https://openalex.org/W2144293278","https://openalex.org/W2150752883","https://openalex.org/W2157435683","https://openalex.org/W2158734177","https://openalex.org/W2985821113","https://openalex.org/W3149040107","https://openalex.org/W3150369615","https://openalex.org/W4242720768","https://openalex.org/W6658560632"],"related_works":["https://openalex.org/W2269990635","https://openalex.org/W2975035977","https://openalex.org/W1567432572","https://openalex.org/W2137359677","https://openalex.org/W2159184138","https://openalex.org/W1565125589","https://openalex.org/W2125018715","https://openalex.org/W2554640460","https://openalex.org/W2533063779","https://openalex.org/W1968980404"],"abstract_inverted_index":{"With":[0],"power":[1,21,29,59,66,101,133],"becoming":[2,12],"a":[3,56,139],"major":[4],"constraint":[5],"for":[6,14,26,62],"multi-processor":[7],"embedded":[8],"systems,":[9],"it":[10],"is":[11,24],"important":[13],"designers":[15],"to":[16,31,46,77,123,143],"characterize":[17],"and":[18,111],"model":[19],"processor":[20,28,58,94],"dissipation.":[22],"It":[23],"critical":[25],"these":[27],"models":[30,67,105,113,121,127,137],"be":[32,74,116],"useable":[33],"across":[34],"various":[35],"modeling":[36,60],"abstractions":[37],"in":[38,118],"an":[39,78,92],"electronic":[40],"system":[41],"level":[42,120],"(ESL)":[43],"design":[44,49,80],"flow,":[45],"guide":[47],"early":[48,130],"decisions.":[50],"In":[51],"this":[52],"paper,":[53],"we":[54],"propose":[55],"unified":[57],"methodology":[61,90],"the":[63,88,96],"creation":[64],"of":[65,98,132],"at":[68],"multiple":[69,100],"granularity":[70],"levels":[71],"that":[72,114,128],"can":[73,115],"quickly":[75],"mapped":[76],"ESL":[79],"flow.":[81],"Our":[82],"experimental":[83],"results":[84],"based":[85],"on":[86,91],"applying":[87],"proposed":[89],"OpenRISC":[93],"demonstrate":[95],"usefulness":[97],"having":[99],"models.":[102],"The":[103],"generated":[104],"range":[106],"from":[107],"very":[108],"high-level":[109],"two-state":[110],"architectural/ISS":[112],"used":[117],"transaction":[119],"(TLM),":[122],"extremely":[124],"detailed":[125],"cycle-accurate":[126],"enable":[129],"exploration":[131],"optimization":[134],"techniques.":[135],"These":[136],"offer":[138],"designer":[140],"tremendous":[141],"flexibility":[142],"trade":[144],"off":[145],"estimation":[146],"accuracy":[147],"with":[148],"estimation/simulation":[149],"effort.":[150]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}