{"id":"https://openalex.org/W2067098771","doi":"https://doi.org/10.1145/1450135.1450173","title":"Extending open core protocol to support system-level cache coherence","display_name":"Extending open core protocol to support system-level cache coherence","publication_year":2008,"publication_date":"2008-10-19","ids":{"openalex":"https://openalex.org/W2067098771","doi":"https://doi.org/10.1145/1450135.1450173","mag":"2067098771"},"language":"en","primary_location":{"id":"doi:10.1145/1450135.1450173","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005170010","display_name":"Konstantinos Aisopos","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Konstantinos Aisopos","raw_affiliation_strings":["Princeton University, Princeton, NJ, USA","Princeton University , Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Princeton University , Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090154512","display_name":"Chien-Chun Chou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chien-Chun Chou","raw_affiliation_strings":["Sonics Inc., Milpitas, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sonics Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057413185","display_name":"Li-Shiuan Peh","orcid":"https://orcid.org/0000-0001-9010-6519"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Shiuan Peh","raw_affiliation_strings":["Princeton University, Princeton, NJ, USA","Princeton University , Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Princeton University , Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5005170010"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.07849211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.889736533164978},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.866205096244812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.81383216381073},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.8077664971351624},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.6659515500068665},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.6452187895774841},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5999656319618225},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5526255369186401},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.524298369884491},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.47467494010925293},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42661619186401367},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.39092129468917847},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3804403841495514},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3599701523780823},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3581882119178772},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34351271390914917},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2895364761352539},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.266260027885437},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.21665844321250916},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1422315239906311}],"concepts":[{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.889736533164978},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.866205096244812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.81383216381073},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.8077664971351624},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.6659515500068665},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.6452187895774841},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5999656319618225},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5526255369186401},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.524298369884491},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.47467494010925293},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42661619186401367},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.39092129468917847},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3804403841495514},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3599701523780823},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3581882119178772},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34351271390914917},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2895364761352539},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.266260027885437},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.21665844321250916},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1422315239906311},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1450135.1450173","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.140.6878","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.6878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.princeton.edu/~kaisopos/papers/CODES+ISSS08.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.140.7774","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.7774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.princeton.edu/~peh/publications/ccocp.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1489391022","https://openalex.org/W1503170978","https://openalex.org/W1612453857","https://openalex.org/W1978125087","https://openalex.org/W2079555365","https://openalex.org/W2116778377","https://openalex.org/W2119027087","https://openalex.org/W2152530860","https://openalex.org/W4300021588"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W4285204597","https://openalex.org/W2584505417","https://openalex.org/W2140673013","https://openalex.org/W3193874149","https://openalex.org/W1555453305","https://openalex.org/W2987765027","https://openalex.org/W2352722396","https://openalex.org/W2155112318","https://openalex.org/W1499406481"],"abstract_inverted_index":{"Open":[0,82],"Core":[1,83],"Protocol":[2,84],"(OCP)":[3],"is":[4,14,32,64,96],"a":[5,24,79,101,114,121],"standard":[6],"on-chip":[7],"core":[8],"interface":[9,85,95],"specification.":[10],"The":[11,124],"current":[12],"release":[13],"flexible":[15,97],"and":[16,31,86,91,98,106,129],"configurable":[17],"to":[18,66],"support":[19,41,100],"the":[20,50,71,88,127,137,142],"communication":[21],"needs":[22],"of":[23,27,103,126],"wide":[25],"range":[26,102],"Intellectual":[28],"Property":[29],"cores,":[30],"now":[33],"in":[34],"widespread":[35],"use.":[36],"However,":[37],"it":[38,111],"does":[39],"not":[40],"system-level":[42],"coherence.":[43],"This":[44,94],"paper":[45],"summarizes":[46],"an":[47],"effort":[48],"within":[49],"OCP-IP":[51],"cache":[52,58],"coherence":[53,59,104,145],"working":[54],"group":[55],"on":[56,70],"incorporating":[57],"extensions":[60],"into":[61],"OCP,":[62],"which":[63],"expected":[65],"have":[67],"strong":[68],"impact":[69],"MPSoC":[72],"industry.":[73],"In":[74],"this":[75],"paper,":[76],"we":[77,108],"propose":[78],"backward-compatible":[80],"coherent":[81],"discuss":[87],"design":[89],"challenges":[90],"implications":[92],"introduced.":[93],"can":[99,112],"protocols":[105],"schemes:":[107],"show":[109],"how":[110],"specify":[113],"snoopy":[115],"bus-based":[116],"scheme":[117],"as":[118,120],"well":[119],"directory-based":[122],"scheme.":[123],"correctness":[125],"specification":[128],"models":[130],"was":[131],"verified":[132],"using":[133],"NuSMV,":[134],"via":[135],"exploring":[136],"entire":[138],"state":[139],"space":[140],"for":[141],"two":[143],"basic":[144],"schemes.":[146]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}