{"id":"https://openalex.org/W2127142123","doi":"https://doi.org/10.1145/1450135.1450156","title":"Intra- and inter-processor hybrid performance modeling for MPSoC architectures","display_name":"Intra- and inter-processor hybrid performance modeling for MPSoC architectures","publication_year":2008,"publication_date":"2008-10-19","ids":{"openalex":"https://openalex.org/W2127142123","doi":"https://doi.org/10.1145/1450135.1450156","mag":"2127142123"},"language":"en","primary_location":{"id":"doi:10.1145/1450135.1450156","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062149782","display_name":"Frank Ophelders","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Frank E.B. Ophelders","raw_affiliation_strings":["Technische Universiteit Eindhoven, Eindhoven, Netherlands","Technische Universiteit Eindhoven, Eindhoven, NETHERLANDS"],"affiliations":[{"raw_affiliation_string":"Technische Universiteit Eindhoven, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Technische Universiteit Eindhoven, Eindhoven, NETHERLANDS","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100737286","display_name":"Samarjit Chakraborty","orcid":"https://orcid.org/0000-0002-0503-6235"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Samarjit Chakraborty","raw_affiliation_strings":["National University of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081768631","display_name":"Henk Corporaal","orcid":"https://orcid.org/0000-0003-4506-5732"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Henk Corporaal","raw_affiliation_strings":["Technische Universiteit Eindhoven, Eindhoven, Netherlands","Technische Universiteit Eindhoven, Eindhoven, NETHERLANDS"],"affiliations":[{"raw_affiliation_string":"Technische Universiteit Eindhoven, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Technische Universiteit Eindhoven, Eindhoven, NETHERLANDS","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062149782"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":1.1435,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82203432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9411841034889221},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7529700994491577},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5484203100204468},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5340442061424255},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45424991846084595},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.33729156851768494}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9411841034889221},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7529700994491577},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5484203100204468},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5340442061424255},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45424991846084595},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.33729156851768494}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1145/1450135.1450156","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/f0b1dad9-0aab-45b2-ba00-117e234e901d","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/f0b1dad9-0aab-45b2-ba00-117e234e901d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ophelders, F E B, Chakraborty, S & Corporaal, H 2008, Intra- and inter-processor hybrid performance modeling for MPS0C architectures. in Proceedings ot the 6th IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis. pp. 91-96, IEEE/ACM/IFIP 2008, 1/01/08. https://doi.org/10.1145/1450135.1450156","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/40672","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/40672","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Conference Paper"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.577.7094","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.577.7094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://home.rcs.ei.tum.de/~samarjit/psfiles/hybrid_perf.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.581.819","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.581.819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/esweek08/codes/p91.pdf","raw_type":"text"},{"id":"pmh:tue:oai:pure.tue.nl:publications/f0b1dad9-0aab-45b2-ba00-117e234e901d","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/f0b1dad9-0aab-45b2-ba00-117e234e901d","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings ot the 6th IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis, 91 - 96","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1597007093","https://openalex.org/W1985418406","https://openalex.org/W2091158003","https://openalex.org/W2097718262","https://openalex.org/W2097803659","https://openalex.org/W2103897623","https://openalex.org/W2105818147","https://openalex.org/W2122990584","https://openalex.org/W2128796442","https://openalex.org/W2133811601","https://openalex.org/W2133985894","https://openalex.org/W2136711971","https://openalex.org/W2138569213","https://openalex.org/W2149791895","https://openalex.org/W2164500517","https://openalex.org/W2165172064","https://openalex.org/W3007863253","https://openalex.org/W3160649693","https://openalex.org/W4236369288","https://openalex.org/W4255592826"],"related_works":["https://openalex.org/W2076528872","https://openalex.org/W2110564838","https://openalex.org/W1976012348","https://openalex.org/W2214202562","https://openalex.org/W2966924249","https://openalex.org/W2002682434","https://openalex.org/W2140773114","https://openalex.org/W2137671689","https://openalex.org/W2502691491","https://openalex.org/W2262476182"],"abstract_inverted_index":{"The":[0,126,175],"heterogeneity":[1],"of":[2,11,23,44,129,136,216],"modern":[3],"MPSoC":[4,210],"architectures,":[5],"coupled":[6],"with":[7,75],"the":[8,12,31,68,72,81,92,195,214],"increasing":[9],"complexity":[10],"applications":[13],"mapped":[14,144,228],"onto":[15,145,229],"them":[16],"has":[17],"recently":[18],"led":[19],"to":[20,34,41,53,60,79,86,152,202],"a":[21,63,100,119,146,170,173],"lot":[22],"interest":[24],"in":[25,179],"hybrid":[26,48,101,138,189],"performance":[27,89,190,206],"modeling":[28,37,191],"techniques.":[29],"Here,":[30],"idea":[32],"is":[33,78,225],"apply":[35],"different":[36,42,82,196],"and":[38,57,187,192,227],"analysis":[39,65,83,163,197],"techniques":[40,49,176],"subsystems/components":[43],"an":[45,165,220],"architecture/application.":[46],"Such":[47],"often":[50],"turn":[51],"out":[52],"be":[54,200],"more":[55],"efficient":[56],"accurate":[58],"compared":[59],"relying":[61],"on":[62,157],"single":[64,147],"technique":[66,121,139],"for":[67,91,141,164,184,208],"entire":[69,93,166],"system.":[70,94],"However,":[71],"challenge":[73],"associated":[74],"this":[76,96,137,180,217],"approach":[77,131,218],"combine":[80],"results":[84,198],"effectively":[85],"obtain":[87,204],"conservative":[88],"estimates":[90,207],"In":[95,150],"paper":[97,181],"we":[98,177],"study":[99],"scheme":[102],"where":[103],"certain":[104],"system":[105],"components":[106],"are":[107,116],"simulated":[108],"(e.g.":[109,169],"using":[110,118,219],"instruction":[111],"set":[112],"simulators),":[113],"whereas":[114],"others":[115],"analyzed":[117],"formal":[120],"called":[122],"Real-Time":[123],"Calculus":[124],"(RTC).":[125],"main":[127],"novelty":[128],"our":[130,134],"stems":[132],"from":[133],"use":[135],"even":[140],"multiple":[142],"tasks":[143],"processing":[148,231],"element.":[149],"contrast":[151],"this,":[153],"previous":[154],"approaches":[155],"relied":[156],"either":[158],"full":[159],"simulation":[160],"or":[161,172],"RTC-based":[162],"architectural":[167],"component":[168],"processor":[171],"bus).":[174],"develop":[178],"therefore":[182],"allow":[183],"both":[185],"intra-":[186],"inter-processor":[188],"show":[193],"how":[194],"can":[199],"combined":[201],"efficiently":[203],"tight":[205],"complex":[209],"architectures.":[211],"We":[212],"demonstrate":[213],"usefulness":[215],"MPEG-2":[221],"decoder":[222],"application":[223],"that":[224],"partitioned":[226],"two":[230],"elements":[232],"connected":[233],"by":[234],"FIFO":[235],"buffers.":[236]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}