{"id":"https://openalex.org/W1993991287","doi":"https://doi.org/10.1145/1450135.1450137","title":"Synthesis of heterogeneous pipelined multiprocessor systems using ILP","display_name":"Synthesis of heterogeneous pipelined multiprocessor systems using ILP","publication_year":2008,"publication_date":"2008-10-19","ids":{"openalex":"https://openalex.org/W1993991287","doi":"https://doi.org/10.1145/1450135.1450137","mag":"1993991287"},"language":"en","primary_location":{"id":"doi:10.1145/1450135.1450137","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035736924","display_name":"Haris Javaid","orcid":"https://orcid.org/0009-0008-3472-0803"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Haris Javaid","raw_affiliation_strings":["University of New South Wales, Sydney, Australia","University of New South wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"University of New South wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["University of New South Wales, Sydney, Australia","University of New South wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"University of New South wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035736924"],"corresponding_institution_ids":["https://openalex.org/I31746571"],"apc_list":null,"apc_paid":null,"fwci":2.4263,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.89295731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8634618520736694},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8476203680038452},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8105000257492065},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8001528978347778},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7101039886474609},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6724656820297241},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.595826268196106},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5348682999610901},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.5247350335121155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47287222743034363},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.437389999628067},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09873595833778381},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09248492121696472}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8634618520736694},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8476203680038452},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8105000257492065},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8001528978347778},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7101039886474609},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6724656820297241},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.595826268196106},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5348682999610901},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.5247350335121155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47287222743034363},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.437389999628067},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09873595833778381},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09248492121696472}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1450135.1450137","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450135.1450137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2103990427","https://openalex.org/W2124422907","https://openalex.org/W2135456815","https://openalex.org/W2137780708","https://openalex.org/W2137845679","https://openalex.org/W2142524277","https://openalex.org/W2145484487","https://openalex.org/W2153230814","https://openalex.org/W2153798033","https://openalex.org/W2162097970","https://openalex.org/W2165028753","https://openalex.org/W2169631713","https://openalex.org/W2188111980","https://openalex.org/W2188838890","https://openalex.org/W2753693129","https://openalex.org/W3145128584","https://openalex.org/W4285719527","https://openalex.org/W6684905265","https://openalex.org/W7029321148"],"related_works":["https://openalex.org/W1517776641","https://openalex.org/W2149777400","https://openalex.org/W568798901","https://openalex.org/W1992162117","https://openalex.org/W2110550622","https://openalex.org/W2550476932","https://openalex.org/W2164345186","https://openalex.org/W39695077","https://openalex.org/W2291688867","https://openalex.org/W2161839990"],"abstract_inverted_index":{"Streaming":[0],"applications":[1],"can":[2,15,35],"be":[3,16,36],"implemented":[4],"with":[5,24],"a":[6,28,47,51],"pipeline":[7,14],"of":[8,37,44],"processors.":[9],"Each":[10],"processor":[11],"in":[12],"the":[13,25,41],"an":[17],"application":[18],"Specific":[19],"Instruction":[20],"Set":[21],"Processor":[22],"(ASIP)":[23],"result":[26],"being":[27],"heterogeneous":[29],"pipelined":[30],"MPSoC":[31],"system.":[32],"Since":[33],"ASIPs":[34],"differing":[38],"configurations,":[39],"finding":[40],"optimal":[42],"set":[43],"configurations":[45],"for":[46],"multiprocessor":[48],"architecture":[49],"is":[50],"difficult":[52],"problem.":[53]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}