{"id":"https://openalex.org/W2097959379","doi":"https://doi.org/10.1145/1450095.1450107","title":"VESPA","display_name":"VESPA","publication_year":2008,"publication_date":"2008-10-19","ids":{"openalex":"https://openalex.org/W2097959379","doi":"https://doi.org/10.1145/1450095.1450107","mag":"2097959379"},"language":"en","primary_location":{"id":"doi:10.1145/1450095.1450107","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450095.1450107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009732949","display_name":"Peter Yiannacouras","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Peter Yiannacouras","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110755517","display_name":"J. Gregory Steffan","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Gregory Steffan","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009732949"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":8.7987,"has_fulltext":false,"cited_by_count":96,"citation_normalized_percentile":{"value":0.97903777,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5593027472496033}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5593027472496033}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1450095.1450107","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450095.1450107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1995348478","https://openalex.org/W2024080903","https://openalex.org/W2035626076","https://openalex.org/W2040073568","https://openalex.org/W2062558947","https://openalex.org/W2096281944","https://openalex.org/W2098681688","https://openalex.org/W2102081656","https://openalex.org/W2102914946","https://openalex.org/W2128748139","https://openalex.org/W2146449469","https://openalex.org/W2152687294","https://openalex.org/W2162973524","https://openalex.org/W2164215436","https://openalex.org/W2187559497","https://openalex.org/W3014482339","https://openalex.org/W4256238177"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2530322880","https://openalex.org/W1596801655","https://openalex.org/W2359140296"],"abstract_inverted_index":{"While":[0],"soft":[1,21,38,100],"processors":[2,147],"are":[3],"increasingly":[4],"common":[5],"in":[6],"FPGA-based":[7],"embedded":[8],"systems,":[9],"it":[10],"remains":[11],"a":[12,127],"challenge":[13],"to":[14,25,45,55,68,71,124,163],"scale":[15,119],"their":[16],"performance.":[17,170],"We":[18,112,141],"propose":[19],"extending":[20],"processor":[22,40,51,67,85,102,129],"instruction":[23,153],"sets":[24],"include":[26],"support":[27,155],"for":[28,98,126],"vector":[29,39,50,66,84,101,128,146],"processing.":[30],"The":[31],"resulting":[32],"system":[33],"of":[34,75,135],"vectorized":[35],"software":[36],"and":[37,49,60,81,87,95,152],"hardware":[41],"is":[42],"(i)":[43],"portable":[44],"any":[46],"FPGA":[47,106],"architecture":[48],"configuration,":[52],"(ii)":[53],"scalable":[54],"larger":[56],"yet":[57],"higher-performance":[58],"designs,":[59],"(iii)":[61],"flexible,":[62],"allowing":[63],"the":[64,73,93,133,159],"underlying":[65],"be":[69],"customized":[70],"match":[72],"needs":[74],"each":[76],"application.":[77],"Using":[78],"our":[79,136],"robust":[80],"verified":[82],"parameterized":[83],"design":[86,130],"industry-standard":[88],"EEMBC":[89],"benchmarks,":[90],"we":[91,117],"evaluate":[92],"performance":[94,120],"area":[96,160],"trade-offs":[97],"different":[99],"configurations":[103],"using":[104],"an":[105],"development":[107],"platform":[108],"with":[109,148],"DDR":[110],"SDRAM.":[111],"find":[113],"that":[114,131],"on":[115,166],"average":[116],"can":[118],"from":[121],"1.8x":[122],"up":[123,162],"6.3x":[125],"saturates":[132],"capacity":[134],"platform's":[137],"Stratix":[138],"1S80":[139],"FPGA.":[140],"also":[142],"automatically":[143],"generate":[144],"application-specific":[145],"reduced":[149],"datapath":[150],"width":[151],"set":[154],"which":[156],"combined":[157],"reduce":[158],"by":[161],"70%":[164],"(61%":[165],"average)":[167],"without":[168],"affecting":[169]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":12}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}