{"id":"https://openalex.org/W1977020518","doi":"https://doi.org/10.1145/1450095.1450106","title":"Compiling custom instructions onto expression-grained reconfigurable architectures","display_name":"Compiling custom instructions onto expression-grained reconfigurable architectures","publication_year":2008,"publication_date":"2008-10-19","ids":{"openalex":"https://openalex.org/W1977020518","doi":"https://doi.org/10.1145/1450095.1450106","mag":"1977020518"},"language":"en","primary_location":{"id":"doi:10.1145/1450095.1450106","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450095.1450106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/174615","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022989275","display_name":"Paolo Bonzini","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Paolo Bonzini","raw_affiliation_strings":["University of Lugano, Lugano, Switzerland","University Of Lugano, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"University Of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044467469","display_name":"Giovanni Ansaloni","orcid":"https://orcid.org/0000-0002-8940-3775"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni Ansaloni","raw_affiliation_strings":["University of Lugano, Lugano, Switzerland","University Of Lugano, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"University Of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001362973","display_name":"Laura Pozzi","orcid":"https://orcid.org/0000-0003-1083-8782"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Laura Pozzi","raw_affiliation_strings":["University of Lugano, Lugano, Switzerland","University Of Lugano, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"University Of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022989275"],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":1.7222,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85523032,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8084944486618042},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7319918870925903},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6902930736541748},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.6387045383453369},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5485768914222717},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5046969652175903},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.46798276901245117},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36946457624435425},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.11434078216552734}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8084944486618042},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7319918870925903},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6902930736541748},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.6387045383453369},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5485768914222717},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5046969652175903},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46798276901245117},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36946457624435425},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.11434078216552734},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1450095.1450106","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1450095.1450106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.473.5860","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.473.5860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.inf.usi.ch/faculty/pozzi/papers/cases08.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:174615","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/174615","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:174615","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/174615","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W201652765","https://openalex.org/W1502361557","https://openalex.org/W1572593217","https://openalex.org/W1649101858","https://openalex.org/W1686420892","https://openalex.org/W1974046032","https://openalex.org/W2025787141","https://openalex.org/W2039538849","https://openalex.org/W2113560252","https://openalex.org/W2118007759","https://openalex.org/W2122553095","https://openalex.org/W2124889927","https://openalex.org/W2148317788","https://openalex.org/W2151885350","https://openalex.org/W2169406908","https://openalex.org/W2170075581","https://openalex.org/W2544732887","https://openalex.org/W2561675875","https://openalex.org/W4244898092"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W4311839959","https://openalex.org/W2121309702","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W3217774925","https://openalex.org/W2040087757"],"abstract_inverted_index":{"While":[0],"customizable":[1],"processors":[2,11,23],"aim":[3],"at":[4],"combining":[5],"the":[6,13,28,32,56,59],"flexibility":[7],"of":[8,18,58],"general":[9],"purpose":[10],"with":[12,51],"speed":[14],"and":[15,49],"power":[16],"advantages":[17],"custom":[19],"circuits,":[20],"commercially":[21],"available":[22],"are":[24,42],"often":[25,47],"limited":[26,66],"by":[27],"inability":[29],"to":[30],"reconfigure":[31],"application-specific":[33],"features":[34],"after":[35],"manufacturing.":[36],"Even":[37],"though":[38],"reconfigurable":[39],"array-based":[40],"accelerators":[41],"available,":[43],"their":[44],"performance":[45],"is":[46,65],"unacceptable,":[48],"comes":[50],"other":[52],"disadvantages":[53],"such":[54],"as":[55],"size":[57],"configuration":[60],"bitstream.":[61],"Additionally,":[62],"compilation":[63],"support":[64],"for":[67],"existing":[68],"Coarse":[69],"Grain":[70],"Reconfigurable":[71],"Arrays":[72],"(CGRAs).":[73]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}