{"id":"https://openalex.org/W2169892331","doi":"https://doi.org/10.1145/1412587.1412592","title":"Parametric yield management for 3D ICs","display_name":"Parametric yield management for 3D ICs","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2169892331","doi":"https://doi.org/10.1145/1412587.1412592","mag":"2169892331"},"language":"en","primary_location":{"id":"doi:10.1145/1412587.1412592","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1412587.1412592","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021455020","display_name":"Cesare Ferri","orcid":null},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cesare Ferri","raw_affiliation_strings":["Brown University, Providence, RI"],"affiliations":[{"raw_affiliation_string":"Brown University, Providence, RI","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015719218","display_name":"Sherief Reda","orcid":"https://orcid.org/0000-0001-8232-4516"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sherief Reda","raw_affiliation_strings":["Brown University, Providence, RI"],"affiliations":[{"raw_affiliation_string":"Brown University, Providence, RI","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047635410","display_name":"R. Iris Bahar","orcid":"https://orcid.org/0000-0001-6927-8527"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Iris Bahar","raw_affiliation_strings":["Brown University, Providence, RI"],"affiliations":[{"raw_affiliation_string":"Brown University, Providence, RI","institution_ids":["https://openalex.org/I27804330"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5021455020"],"corresponding_institution_ids":["https://openalex.org/I27804330"],"apc_list":null,"apc_paid":null,"fwci":3.6624,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.93198104,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"4","issue":"4","first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6248527765274048},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5631665587425232},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5030948519706726},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48160240054130554},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.43967851996421814},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4341222643852234},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42496258020401},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.4227634072303772},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39788997173309326},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3934881389141083},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32630521059036255},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2642155885696411},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23100852966308594},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1126878559589386}],"concepts":[{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6248527765274048},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5631665587425232},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5030948519706726},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48160240054130554},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.43967851996421814},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4341222643852234},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42496258020401},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.4227634072303772},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39788997173309326},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3934881389141083},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32630521059036255},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2642155885696411},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23100852966308594},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1126878559589386},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1412587.1412592","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1412587.1412592","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1567324233","https://openalex.org/W1578839933","https://openalex.org/W1901630437","https://openalex.org/W1979601109","https://openalex.org/W1987131925","https://openalex.org/W2011039300","https://openalex.org/W2012173826","https://openalex.org/W2023264348","https://openalex.org/W2032094184","https://openalex.org/W2033443176","https://openalex.org/W2055112469","https://openalex.org/W2071003187","https://openalex.org/W2098058866","https://openalex.org/W2104865560","https://openalex.org/W2107566947","https://openalex.org/W2110444864","https://openalex.org/W2110687226","https://openalex.org/W2113911387","https://openalex.org/W2117648153","https://openalex.org/W2120149280","https://openalex.org/W2122636510","https://openalex.org/W2124465240","https://openalex.org/W2124679907","https://openalex.org/W2134779330","https://openalex.org/W2137893918","https://openalex.org/W2138329321","https://openalex.org/W2139730616","https://openalex.org/W2141461755","https://openalex.org/W2141736089","https://openalex.org/W2144149750","https://openalex.org/W2145135695","https://openalex.org/W2146731180","https://openalex.org/W2150073849","https://openalex.org/W2153215457","https://openalex.org/W2159450369","https://openalex.org/W2161524358","https://openalex.org/W2163308142","https://openalex.org/W2165126103","https://openalex.org/W2167253897","https://openalex.org/W2168674623","https://openalex.org/W2222512263","https://openalex.org/W2476096155","https://openalex.org/W2478760800","https://openalex.org/W2533508285","https://openalex.org/W2540437384","https://openalex.org/W4229800208","https://openalex.org/W4237131533","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2027159884","https://openalex.org/W2016970881","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2549021975","https://openalex.org/W1981130885","https://openalex.org/W2016589506","https://openalex.org/W2376702355"],"abstract_inverted_index":{"Three-Dimensional":[0],"(3D)":[1],"Integrated":[2],"Circuits":[3],"(ICs)":[4],"that":[5,147,174],"integrate":[6],"die":[7,71],"with":[8],"Through-Silicon":[9],"Vias":[10],"(TSVs)":[11],"promise":[12],"to":[13,62,87,104,110,124,152,167,178,205,212],"continue":[14],"system":[15],"and":[16,72,98,109,138,158,214],"functionality":[17],"scaling":[18],"beyond":[19],"the":[20,30,36,44,64,68,73,77,126,132,154,180,186,196],"traditional":[21],"geometric":[22],"2D":[23,84],"device":[24],"scaling.":[25],"3D":[26,136,161,183],"integration":[27,145],"also":[28],"improves":[29],"performance":[31,209],"of":[32,46,128,135,144,160,182,198,217],"ICs":[33,85,184,200],"by":[34,95,190,201,210],"reducing":[35,195],"communication":[37],"time":[38,66],"between":[39,67],"different":[40],"chip":[41],"components":[42],"through":[43],"use":[45,148],"short":[47],"TSV-based":[48],"vertical":[49],"wires.":[50],"This":[51,203],"reduction":[52],"is":[53,60,172,176],"particularly":[54],"attractive":[55],"in":[56,83,90,185,208,220],"processors":[57],"where":[58],"it":[59,171,175],"desirable":[61],"reduce":[63],"access":[65],"main":[69,78],"logic":[70],"L2":[74],"cache":[75],"or":[76],"memory":[79],"die.":[80],"Process":[81],"variations":[82,130],"lead":[86],"a":[88,122,142,149],"drop":[89],"parametric":[91,133,156],"yield":[92,134,157],"(as":[93],"measured":[94],"speed,":[96],"leakage":[97],"sales":[99,222],"profits),":[100],"which":[101],"forces":[102],"manufacturers":[103],"speed":[105,188],"bin":[106],"their":[107],"chips":[108,113],"sell":[111],"slow":[112,199],"at":[114],"reduced":[115],"prices.":[116],"In":[117],"this":[118],"paper":[119],"we":[120,140],"develop":[121],"model":[123],"quantify":[125],"impact":[127],"process":[129],"on":[131],"ICs,":[137],"then":[139],"propose":[141],"number":[143,181,197],"strategies":[146,166],"graph-theoretic":[150],"framework":[151],"maximize":[153],"performance,":[155],"profits":[159],"ICs.":[162],"Comparing":[163],"our":[164],"proposed":[165],"current":[168],"yield-oblivious":[169],"methods,":[170],"demonstrated":[173],"possible":[177],"increase":[179,216],"fastest":[187],"bins":[189],"almost":[191],"2\u00d7,":[192],"while":[193],"simultaneously":[194],"29.4%.":[202],"leads":[204],"an":[206,215],"improvement":[207],"up":[211],"6.45%":[213],"about":[218],"12.48%":[219],"total":[221],"revenue":[223],"using":[224],"up-to-date":[225],"market":[226],"price":[227],"models.":[228]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}