{"id":"https://openalex.org/W2007750849","doi":"https://doi.org/10.1145/1412587.1412591","title":"Automated module assignment in stacked-Vdd designs for high-efficiency power delivery","display_name":"Automated module assignment in stacked-Vdd designs for high-efficiency power delivery","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2007750849","doi":"https://doi.org/10.1145/1412587.1412591","mag":"2007750849"},"language":"en","primary_location":{"id":"doi:10.1145/1412587.1412591","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1412587.1412591","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111491660","display_name":"Yong Zhan","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yong Zhan","raw_affiliation_strings":["Cadence Design Systems, San Jose, CA","Cadence Design Syst., San Jose, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Syst., San Jose, CA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN","University of Minnesota , Minneapolis, Mn"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota , Minneapolis, Mn","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111491660"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":0.339,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.62614425,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"4","issue":"4","first_page":"1","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7783920764923096},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6057224869728088},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5623576641082764},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5338984727859497},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5164706707000732},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4847940504550934},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4565141201019287},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44146159291267395},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4307732582092285},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4301326274871826},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4294314980506897},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41083383560180664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36280471086502075},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3566855788230896},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.35647159814834595},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30156105756759644},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2691032886505127},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.1780555248260498},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16953837871551514}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7783920764923096},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6057224869728088},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5623576641082764},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5338984727859497},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5164706707000732},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4847940504550934},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4565141201019287},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44146159291267395},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4307732582092285},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4301326274871826},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4294314980506897},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41083383560180664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36280471086502075},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3566855788230896},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.35647159814834595},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30156105756759644},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2691032886505127},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.1780555248260498},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16953837871551514},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1412587.1412591","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1412587.1412591","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.152.6816","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.6816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.umn.edu/users/sachin/jnl/jetc08yz.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1526797733","https://openalex.org/W1541633348","https://openalex.org/W1555915743","https://openalex.org/W1594272875","https://openalex.org/W1598246754","https://openalex.org/W1995053109","https://openalex.org/W2011754954","https://openalex.org/W2023264348","https://openalex.org/W2064922498","https://openalex.org/W2078100540","https://openalex.org/W2114772983","https://openalex.org/W2129008162","https://openalex.org/W2129664231","https://openalex.org/W2142917139","https://openalex.org/W2144149750","https://openalex.org/W2157558963","https://openalex.org/W2158924248","https://openalex.org/W2162803032","https://openalex.org/W2401610261","https://openalex.org/W4255529553","https://openalex.org/W6644040475","https://openalex.org/W6648983671"],"related_works":["https://openalex.org/W4256007160","https://openalex.org/W2094042791","https://openalex.org/W4205135025","https://openalex.org/W3153286430","https://openalex.org/W3015761757","https://openalex.org/W96081925","https://openalex.org/W2102616729","https://openalex.org/W1535529518","https://openalex.org/W2994788014","https://openalex.org/W2160387813"],"abstract_inverted_index":{"With":[0],"aggressive":[1],"reductions":[2],"in":[3,27,50],"feature":[4],"sizes":[5],"and":[6,103,119,134,145],"the":[7,13,38,51,92,105,109,112],"integration":[8],"of":[9,64,111,152],"multiple":[10],"functionalities":[11],"on":[12,116],"same":[14],"die,":[15],"bottlenecks":[16],"due":[17],"to":[18,75,97,128],"I/O":[19],"pin":[20,39],"limitations":[21],"have":[22],"become":[23],"a":[24,42,55,61,84],"critical":[25],"issue":[26],"today's":[28],"VLSI":[29],"designs,":[30],"especially":[31],"for":[32,54,87],"3D":[33,118],"IC":[34],"technologies.":[35],"To":[36],"alleviate":[37],"limitation":[40],"problem,":[41],"stacked-Vdd":[43],"circuit":[44,56],"paradigm":[45],"has":[46],"recently":[47],"been":[48],"proposed":[49],"literature.":[52],"However,":[53],"designed":[57],"using":[58,132],"this":[59,80],"paradigm,":[60],"significant":[62],"amount":[63],"power":[65,106,144],"may":[66],"be":[67],"wasted":[68,107],"if":[69],"modules":[70,90,127],"are":[71],"not":[72],"carefully":[73],"assigned":[74],"different":[76,129],"Vdd":[77,101,130],"domains.":[78],"In":[79],"article,":[81],"we":[82],"present":[83],"partition-based":[85],"algorithm":[86,138],"efficiently":[88],"assigning":[89,126],"at":[91],"floorplanning":[93],"level,":[94],"so":[95],"as":[96],"reuse":[98],"currents":[99],"between":[100],"domains":[102,131],"minimize":[104],"during":[108],"operation":[110],"circuit.":[113],"Experimental":[114],"results":[115],"both":[117],"2D":[120],"ICs":[121],"show":[122],"that":[123],"compared":[124],"with":[125,142],"enumeration":[133],"simulated":[135],"annealing,":[136],"our":[137],"can":[139],"generate":[140],"circuits":[141],"competitive":[143],"IR":[146],"noise":[147],"performance,":[148],"while":[149],"being":[150],"orders":[151],"magnitude":[153],"faster.":[154]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}