{"id":"https://openalex.org/W2103227834","doi":"https://doi.org/10.1145/1412587.1412589","title":"PicoServer","display_name":"PicoServer","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2103227834","doi":"https://doi.org/10.1145/1412587.1412589","mag":"2103227834"},"language":"en","primary_location":{"id":"doi:10.1145/1412587.1412589","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1412587.1412589","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035195018","display_name":"Taeho Kgil","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taeho Kgil","raw_affiliation_strings":["University of Michigan, Intel, Ann Arbor, MI","University of Michigan, Intel, Ann Arbor, MI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Intel, Ann Arbor, MI","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan, Intel, Ann Arbor, MI#TAB#","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111875289","display_name":"\u0410\u043b\u0438 \u0421\u0430\u0438\u0434\u0438","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Saidi","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091073355","display_name":"Nathan Binkert","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nathan Binkert","raw_affiliation_strings":["HP Labs, Palo Alto, CA","HP Labs., Palo Alto, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HP Labs, Palo Alto, CA","institution_ids":["https://openalex.org/I1324840837"]},{"raw_affiliation_string":"HP Labs., Palo Alto, CA#TAB#","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108802397","display_name":"Steve Reinhardt","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Reinhardt","raw_affiliation_strings":["University of Michigan, AMD, Ann Arbor, MI","University of Michigan, AMD, Ann Arbor, MI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, AMD, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan, AMD, Ann Arbor, MI#TAB#","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017734206","display_name":"Kriszti\u00e1n Flautner","orcid":"https://orcid.org/0009-0002-8347-1811"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Krisztian Flautner","raw_affiliation_strings":["ARM, Cambridge, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARM, Cambridge, UK","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037541525","display_name":"Trevor Mudge","orcid":"https://orcid.org/0000-0001-7845-2187"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Trevor Mudge","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.5765,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.94932205,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"4","issue":"4","first_page":"1","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7264834046363831},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6827943325042725},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5575923919677734},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5506616234779358},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5022439956665039},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4742637872695923},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.44144585728645325},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.438416063785553},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4375911355018616},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.431851863861084},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.42635074257850647},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41600728034973145},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41079550981521606},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.409854531288147},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4002463221549988},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39831364154815674},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3303317427635193},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29696911573410034},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2915588915348053},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.17525586485862732},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.13727706670761108},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10320186614990234}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7264834046363831},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6827943325042725},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5575923919677734},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5506616234779358},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5022439956665039},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4742637872695923},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.44144585728645325},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.438416063785553},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4375911355018616},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.431851863861084},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.42635074257850647},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41600728034973145},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41079550981521606},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.409854531288147},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4002463221549988},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39831364154815674},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3303317427635193},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29696911573410034},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2915588915348053},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.17525586485862732},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.13727706670761108},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10320186614990234},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1412587.1412589","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1412587.1412589","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W193596938","https://openalex.org/W1485955567","https://openalex.org/W1569139806","https://openalex.org/W1586957286","https://openalex.org/W1666750238","https://openalex.org/W1792764119","https://openalex.org/W1876288589","https://openalex.org/W1979352334","https://openalex.org/W1989165865","https://openalex.org/W1993700253","https://openalex.org/W2005226599","https://openalex.org/W2013471886","https://openalex.org/W2022740893","https://openalex.org/W2023264348","https://openalex.org/W2027781879","https://openalex.org/W2038061869","https://openalex.org/W2044206819","https://openalex.org/W2049244518","https://openalex.org/W2095905546","https://openalex.org/W2104094446","https://openalex.org/W2110090002","https://openalex.org/W2111392516","https://openalex.org/W2113002954","https://openalex.org/W2118687888","https://openalex.org/W2119678569","https://openalex.org/W2121288607","https://openalex.org/W2133985894","https://openalex.org/W2139730616","https://openalex.org/W2141048674","https://openalex.org/W2143807959","https://openalex.org/W2144005128","https://openalex.org/W2144149750","https://openalex.org/W2149743155","https://openalex.org/W2162027152","https://openalex.org/W2171148960","https://openalex.org/W2171825402","https://openalex.org/W2536066754","https://openalex.org/W2538857334","https://openalex.org/W2545500460","https://openalex.org/W2729704222","https://openalex.org/W2913662485","https://openalex.org/W3007863253","https://openalex.org/W3150290710","https://openalex.org/W3152210458","https://openalex.org/W3182601015","https://openalex.org/W4213408169","https://openalex.org/W4250395788"],"related_works":["https://openalex.org/W2082939521","https://openalex.org/W2547220881","https://openalex.org/W1603816627","https://openalex.org/W2532617734","https://openalex.org/W3089341786","https://openalex.org/W2056138949","https://openalex.org/W2023569851","https://openalex.org/W2132401245","https://openalex.org/W1976244802","https://openalex.org/W2534610203"],"abstract_inverted_index":{"This":[0,58],"article":[1],"extends":[2],"our":[3,120],"prior":[4],"work":[5],"to":[6,31,41,83,86,97,125,173,182],"show":[7],"that":[8,107],"a":[9,47,110,128,178,184],"straightforward":[10],"use":[11,59],"of":[12,19,56,60,131,137,158,167,176,186],"3D":[13,29,61,113,159],"stacking":[14],"technology":[15,30,160,180],"enables":[16],"the":[17,74,94,135,141,155],"design":[18],"compact":[20,189],"energy-efficient":[21],"servers.":[22],"Our":[23,170],"proposed":[24],"architecture,":[25],"called":[26],"PicoServer,":[27],"employs":[28],"bond":[32],"one":[33,168],"die":[34,162],"containing":[35],"several":[36],"simple,":[37,152],"slow":[38],"processing":[39],"cores":[40,92],"multiple":[42,51],"memory":[43,52,147],"dies":[44,53],"sufficient":[45],"for":[46,76],"primary":[48],"memory.":[49,71],"The":[50,90],"are":[54,115,163],"composed":[55],"DRAM.":[57],"stacks":[62],"readily":[63],"facilitates":[64],"wide":[65],"low-latency":[66],"buses":[67],"between":[68],"processors":[69],"and":[70,139,145],"These":[72],"remove":[73],"need":[75],"an":[77],"L2":[78],"cache":[79],"allowing":[80],"its":[81],"area":[82],"be":[84,98],"re-allocated":[85],"additional":[87,91],"simple":[88],"cores.":[89],"allow":[93],"clock":[95,104],"frequency":[96,105],"lowered":[99],"without":[100],"impairing":[101],"throughput.":[102],"Lower":[103],"means":[106],"thermal":[108],"constraints,":[109],"concern":[111],"with":[112],"stacking,":[114],"easily":[116],"satisfied.":[117],"We":[118],"extend":[119],"original":[121],"analysis":[122],"on":[123,165],"PicoServer":[124,149],"include:":[126],"(1)":[127],"wider":[129],"set":[130],"server":[132,190],"workloads,":[133],"(2)":[134],"impact":[136],"multithreading,":[138],"(3)":[140],"on-chip":[142],"DRAM":[143],"architecture":[144],"system":[146],"usage.":[148],"is":[150,172],"intentionally":[151],"requiring":[153],"only":[154],"simplest":[156],"form":[157],"where":[161],"stacked":[164],"top":[166],"another.":[169],"intent":[171],"minimize":[174],"risk":[175],"introducing":[177],"new":[179],"(3D)":[181],"implement":[183],"class":[185],"low-cost,":[187],"low-power":[188],"architectures.":[191]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}