{"id":"https://openalex.org/W1988369439","doi":"https://doi.org/10.1145/1404371.1404434","title":"A novel hardware architecture design for binary arithmetic decoder engines based on bitstream flow analysis","display_name":"A novel hardware architecture design for binary arithmetic decoder engines based on bitstream flow analysis","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W1988369439","doi":"https://doi.org/10.1145/1404371.1404434","mag":"1988369439"},"language":"en","primary_location":{"id":"doi:10.1145/1404371.1404434","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1404371.1404434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st annual symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076139230","display_name":"Dieison Antonello Depr\u00e1","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Dieison Antonello Depr\u00e1","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","Universidade Federal do Rio Grande do Sul - UFRGS, Porto Alegre, RS, Brazil#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul - UFRGS, Porto Alegre, RS, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006363516","display_name":"Vagner Rosa","orcid":"https://orcid.org/0000-0002-0430-7590"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vagner Santos da Rosa","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","Universidade Federal do Rio Grande do Sul - UFRGS, Porto Alegre, RS, Brazil#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul - UFRGS, Porto Alegre, RS, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","Universidade Federal do Rio Grande do Sul - UFRGS, Porto Alegre, RS, Brazil#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul - UFRGS, Porto Alegre, RS, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076139230"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":2.6128,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.89438681,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"239","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7743051648139954},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7063479423522949},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6549597978591919},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5869696140289307},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4918832778930664},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4852304458618164},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.48428863286972046},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.4709430932998657},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.46834537386894226},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35754168033599854},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3462563157081604},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.27700406312942505},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12121766805648804},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11487635970115662}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7743051648139954},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7063479423522949},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6549597978591919},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5869696140289307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4918832778930664},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4852304458618164},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.48428863286972046},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.4709430932998657},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.46834537386894226},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35754168033599854},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3462563157081604},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.27700406312942505},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12121766805648804},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11487635970115662}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1404371.1404434","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1404371.1404434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st annual symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1940231150","https://openalex.org/W2086663885","https://openalex.org/W2103147317","https://openalex.org/W2109754129","https://openalex.org/W2117497728","https://openalex.org/W2129652681","https://openalex.org/W2129768577","https://openalex.org/W2131179333","https://openalex.org/W2140199336","https://openalex.org/W2148156172","https://openalex.org/W2169523846","https://openalex.org/W2542269843","https://openalex.org/W4253571279"],"related_works":["https://openalex.org/W2802088203","https://openalex.org/W3040878082","https://openalex.org/W1497931871","https://openalex.org/W2142809368","https://openalex.org/W2123010775","https://openalex.org/W2045250154","https://openalex.org/W2766721278","https://openalex.org/W185668213","https://openalex.org/W1495214897","https://openalex.org/W2096801263"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,23,31,38,45,85,109,134],"design":[4],"and":[5,57,98,115],"implementation":[6],"of":[7,18,62,88],"a":[8,76,101],"dedicated":[9,78],"hardware":[10,79,86],"architecture":[11,80,111],"for":[12],"binary":[13],"arithmetic":[14],"decoder":[15],"(BAD)":[16],"engines":[17],"CABAD,":[19],"as":[20,131],"defined":[21,43],"in":[22,96,123,133],"H.264/AVC":[24,46],"video":[25],"compression":[26],"standard.":[27,47],"The":[28,48,91,105],"BAD":[29,49,89],"is":[30,37,50],"most":[32],"important":[33],"CABAD":[34],"process,":[35],"which":[36],"main":[39],"entropy":[40],"encoding":[41],"method":[42],"by":[44,52],"composed":[51],"tree":[53],"engines:":[54],"Regular,":[55],"Bypass":[56],"Terminate.":[58],"A":[59],"large":[60],"set":[61],"software":[63],"experiments":[64],"was":[65,81,94],"made":[66],"to":[67,83,100,118],"profile":[68],"each":[69],"engine.":[70],"Based":[71],"on":[72],"bitstream":[73],"flow":[74],"analysis":[75],"new":[77],"proposed":[82,92],"improve":[84],"efficiency":[87],"engines.":[90],"solution":[93],"described":[95],"VHDL":[97],"synthesized":[99],"Xilinx":[102],"Virtex2-Pro":[103],"FPGA.":[104],"results":[106],"show":[107],"that":[108],"developed":[110],"reaches":[112],"103":[113],"MHz,":[114],"delivers":[116],"up":[117],"4":[119],"bins":[120,128],"per":[121,129],"cycle":[122,130],"bypass":[124],"engines,":[125],"against":[126],"2":[127],"exposed":[132],"literature.":[135]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}