{"id":"https://openalex.org/W2062189676","doi":"https://doi.org/10.1145/1399972.1399982","title":"Towards hybrid last level caches for chip-multiprocessors","display_name":"Towards hybrid last level caches for chip-multiprocessors","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2062189676","doi":"https://doi.org/10.1145/1399972.1399982","mag":"2062189676"},"language":"en","primary_location":{"id":"doi:10.1145/1399972.1399982","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1399972.1399982","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032277491","display_name":"Zhao Li","orcid":"https://orcid.org/0000-0002-5056-0351"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Li Zhao","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111987814","display_name":"Ravi Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ravi Iyer","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001485251","display_name":"Mike Upton","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mike Upton","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110280135","display_name":"Don Newell","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Don Newell","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032277491"],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":5.2191,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.95607337,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"36","issue":"2","first_page":"56","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8526089787483215},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8006305694580078},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6206544041633606},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5751781463623047},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5677226781845093},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5529878735542297},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.550118625164032},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.546719491481781},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.48450109362602234},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.47629132866859436},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4143248200416565},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3451882600784302}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8526089787483215},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8006305694580078},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6206544041633606},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5751781463623047},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5677226781845093},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5529878735542297},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.550118625164032},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.546719491481781},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.48450109362602234},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.47629132866859436},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4143248200416565},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3451882600784302}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1399972.1399982","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1399972.1399982","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1967474856","https://openalex.org/W1978187377","https://openalex.org/W1998310976","https://openalex.org/W2010843180","https://openalex.org/W2077192574","https://openalex.org/W2093036945","https://openalex.org/W2111742517","https://openalex.org/W2111804126","https://openalex.org/W2112605786","https://openalex.org/W2114421447","https://openalex.org/W2117324528","https://openalex.org/W2129816520","https://openalex.org/W2143515003","https://openalex.org/W2143773524","https://openalex.org/W2144941482","https://openalex.org/W2157134596","https://openalex.org/W2243416539","https://openalex.org/W2545380179","https://openalex.org/W2911669905","https://openalex.org/W4245173209","https://openalex.org/W4248800093","https://openalex.org/W4255387252"],"related_works":["https://openalex.org/W2121191383","https://openalex.org/W3216288082","https://openalex.org/W2976775806","https://openalex.org/W2161101294","https://openalex.org/W2130688751","https://openalex.org/W2103666812","https://openalex.org/W2147511796","https://openalex.org/W4249918808","https://openalex.org/W2088799683","https://openalex.org/W1529275186"],"abstract_inverted_index":{"As":[0],"CMP":[1],"platforms":[2],"are":[3,10,41],"widely":[4],"adopted,":[5],"more":[6,8,123,147],"and":[7,61,103,161,174,201],"cores":[9,60],"integrated":[11],"on":[12,109,180,185,194],"to":[13,36,76,121,145,226],"the":[14,18,22,44,57,65,82,118,126,132,142,150,214,221,227],"die.":[15],"To":[16],"reduce":[17],"off-chip":[19],"memory":[20],"access,":[21],"last":[23,93],"level":[24,94],"cache":[25,39,47,62,78,111,152,158],"is":[26,120,144,207],"usually":[27],"organized":[28],"as":[29,54,188,190],"a":[30,50,91,168],"distributed":[31,45],"shared":[32,46,107,228],"cache.":[33,229],"In":[34,86],"order":[35],"avoid":[37],"hot-spots,":[38],"lines":[40],"interleaved":[42],"across":[43],"slices":[48,63],"using":[49],"hash":[51],"function.":[52],"However,":[53],"we":[55,89],"increase":[56],"number":[58,169],"of":[59,72,100,106,170],"in":[64,149],"platform,":[66],"this":[67,87,205],"also":[68],"implies":[69],"that":[70,204],"most":[71],"data":[73],"references":[74],"go":[75],"remote":[77],"slices,":[79],"thereby":[80],"increasing":[81],"access":[83],"latency":[84],"significantly.":[85],"paper,":[88],"propose":[90],"hybrid":[92,156],"cache,":[95],"which":[96],"has":[97],"some":[98,104],"amount":[99,105],"private":[101],"space":[102,108],"each":[110],"slice.":[112,153],"For":[113,137],"workloads":[114,138,183,192],"with":[115,139],"no":[116],"sharing,":[117,141],"goal":[119,143],"provide":[122],"hits":[124],"into":[125],"local":[127,215],"slice":[128],"while":[129,219],"still":[130],"keeping":[131,220],"overall":[133,222],"miss":[134,223],"rate":[135,165,217,224],"low.":[136],"sufficient":[140],"allow":[146],"sharing":[148],"last-level":[151,157],"We":[154],"present":[155],"design":[159],"options":[160],"study":[162],"its":[163],"hit/miss":[164],"behavior":[166],"for":[167],"important":[171],"server":[172,196],"applications":[173],"multi-programmed":[175,182],"workloads.":[176],"Our":[177],"simulation":[178],"results":[179],"running":[181],"based":[184,193],"SPEC":[186],"CINT2000":[187],"well":[189],"multithreaded":[191],"commercial":[195],"benchmarks":[197],"(TPCC,":[198],"SPECjbb,":[199],"SAP":[200],"TPCE)":[202],"show":[203],"architecture":[206],"advantageous":[208],"especially":[209],"since":[210],"it":[211],"can":[212],"improve":[213],"hit":[216],"significantly":[218],"similar":[225]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}