{"id":"https://openalex.org/W2030886793","doi":"https://doi.org/10.1145/1393921.1394020","title":"Lazy instruction scheduling","display_name":"Lazy instruction scheduling","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2030886793","doi":"https://doi.org/10.1145/1393921.1394020","mag":"2030886793"},"language":"en","primary_location":{"id":"doi:10.1145/1393921.1394020","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1394020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060748946","display_name":"Ali Mahjur","orcid":null},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Mahjur","raw_affiliation_strings":["Shahid Beheshti University, Tehran, Iran","Dept. of Electr. & Comput. Eng. Shahid Beheshti University, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081445767","display_name":"Mahmud Taghizadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahmud Taghizadeh","raw_affiliation_strings":["Sharif University of Technology, Tehran, Iran","Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024678473","display_name":"Amir Hossein Jahangir","orcid":"https://orcid.org/0000-0002-8837-0668"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Amir Hossein Jahangir","raw_affiliation_strings":["Sharif University of Technology, Tehran, Iran","Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"375","last_page":"375"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.88974928855896},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.7518031597137451},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.659356951713562},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5768113136291504},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5614482164382935},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5506470203399658},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.4942214787006378},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.4741784334182739},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.42979487776756287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3857332170009613},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3211387097835541},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.30349427461624146},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.17137634754180908},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15277421474456787},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.08804318308830261}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.88974928855896},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.7518031597137451},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.659356951713562},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5768113136291504},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5614482164382935},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5506470203399658},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.4942214787006378},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4741784334182739},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.42979487776756287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3857332170009613},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3211387097835541},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.30349427461624146},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.17137634754180908},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15277421474456787},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.08804318308830261},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1393921.1394020","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1394020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1501592860","https://openalex.org/W1535719934","https://openalex.org/W2013129990","https://openalex.org/W2097944768","https://openalex.org/W2098477977","https://openalex.org/W2104225326","https://openalex.org/W2108918540","https://openalex.org/W2109111432","https://openalex.org/W2112702020","https://openalex.org/W2124609089","https://openalex.org/W2130653499","https://openalex.org/W2131533407","https://openalex.org/W2136455256","https://openalex.org/W2154904877","https://openalex.org/W2170508236","https://openalex.org/W2985241708"],"related_works":["https://openalex.org/W2153228602","https://openalex.org/W2113901785","https://openalex.org/W4251804317","https://openalex.org/W2365475373","https://openalex.org/W2754873661","https://openalex.org/W2150776253","https://openalex.org/W4304820087","https://openalex.org/W1571009577","https://openalex.org/W1594962435","https://openalex.org/W2022515236"],"abstract_inverted_index":{"An":[0],"important":[1],"approach":[2],"to":[3],"reduce":[4],"power":[5],"dissipation":[6],"is":[7,37,71,94,102],"reducing":[8],"the":[9,15,56,68,88,99],"number":[10,57,90],"of":[11,58,67,91],"instructions":[12,59,93],"executed":[13,60,92],"by":[14,39,96],"processor.":[16],"To":[17],"achieve":[18],"this":[19,21,43],"goal,":[20],"paper":[22],"introduces":[23],"a":[24,62],"novel":[25],"instruction":[26,32,76],"scheduling":[27],"algorithm":[28],"that":[29,87],"executes":[30],"an":[31],"only":[33,47],"when":[34],"its":[35],"result":[36],"required":[38],"another":[40],"instruction.":[41],"In":[42],"manner,":[44],"it":[45],"not":[46,49,103],"does":[48],"execute":[50],"useless":[51],"instructions,":[52],"but":[53],"also":[54],"reduces":[55],"after":[61],"mispredicted":[63],"branch.":[64],"The":[65],"cost":[66],"extra":[69],"hardware":[70],"161":[72],"bytes":[73],"for":[74],"128":[75],"window":[77],"size.":[78],"Measurements":[79],"done":[80],"using":[81],"SPEC":[82],"CPU":[83],"2000":[84],"benchmarks":[85],"show":[86],"average":[89,100],"reduced":[95],"13.5%":[97],"while":[98],"IPC":[101],"affected.":[104]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}