{"id":"https://openalex.org/W2128283103","doi":"https://doi.org/10.1145/1393921.1394017","title":"Instruction-driven clock scheduling with glitch mitigation","display_name":"Instruction-driven clock scheduling with glitch mitigation","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2128283103","doi":"https://doi.org/10.1145/1393921.1394017","mag":"2128283103"},"language":"en","primary_location":{"id":"doi:10.1145/1393921.1394017","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1394017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043327132","display_name":"Gu-Yeon Wei","orcid":"https://orcid.org/0000-0001-5730-9904"},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]},{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gu-Yeon Wei","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA","School of Engineering and Applied Science, Harvard University, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]},{"raw_affiliation_string":"School of Engineering and Applied Science, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026496503","display_name":"David Brooks","orcid":"https://orcid.org/0000-0002-0662-7889"},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]},{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Brooks","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA","School of Engineering and Applied Science, Harvard University, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]},{"raw_affiliation_string":"School of Engineering and Applied Science, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039289446","display_name":"Ali Durlov Khan","orcid":null},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]},{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Durlov Khan","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA","School of Engineering and Applied Science, Harvard University, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]},{"raw_affiliation_string":"School of Engineering and Applied Science, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056632010","display_name":"Xiaoyao Liang","orcid":"https://orcid.org/0000-0002-2790-5884"},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]},{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoyao Liang","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA","School of Engineering and Applied Science, Harvard University, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]},{"raw_affiliation_string":"School of Engineering and Applied Science, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.8529905080795288},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7082011103630066},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.6316109299659729},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6153689026832581},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5891040563583374},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49631744623184204},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.46725982427597046},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.46703240275382996},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.46047109365463257},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4476272463798523},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.41052502393722534},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39213791489601135},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3612815737724304},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2265823483467102},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.21458274126052856},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1714240312576294},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.164456307888031},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13690677285194397},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.13568943738937378},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10484558343887329}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.8529905080795288},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7082011103630066},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.6316109299659729},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6153689026832581},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5891040563583374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49631744623184204},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.46725982427597046},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.46703240275382996},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.46047109365463257},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4476272463798523},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.41052502393722534},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39213791489601135},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3612815737724304},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2265823483467102},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.21458274126052856},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1714240312576294},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.164456307888031},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13690677285194397},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.13568943738937378},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10484558343887329},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1393921.1394017","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1394017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1981408476","https://openalex.org/W1998200478","https://openalex.org/W2034919323","https://openalex.org/W2035720033","https://openalex.org/W2062193348","https://openalex.org/W2070015279","https://openalex.org/W2102488630","https://openalex.org/W2118214977"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4247089581","https://openalex.org/W3006003651","https://openalex.org/W2163637408","https://openalex.org/W4231008241","https://openalex.org/W2147289961","https://openalex.org/W4321517886"],"abstract_inverted_index":{"Instruction-driven":[0],"clock":[1,8,104,124],"scheduling":[2,32,125],"is":[3],"a":[4,19,72,82,128,131],"mechanism":[5],"that":[6],"minimizes":[7],"power":[9,88,95,100,116,141],"in":[10,41,85,130],"deeply-pipelined":[11],"datapaths.":[12],"Analysis":[13],"of":[14,21,60,108,123,143],"realistic":[15,135],"processor":[16,133],"workloads":[17,136],"shows":[18,137],"preponderance":[20],"bubbles":[22,40],"persist":[23],"through":[24,63],"pipelines":[25,50],"like":[26],"the":[27,42,99],"floating":[28],"point":[29],"unit.":[30],"Clock":[31],"ostensibly":[33],"adapts":[34],"pipeline":[35],"depth":[36],"with":[37,77],"respect":[38],"to":[39,57,114,127,146],"instruction":[43],"stream":[44],"without":[45],"performance":[46],"loss.":[47],"Unfortunately,":[48],"shallower":[49,90],"(i.e.":[51],"longer":[52],"pipe":[53],"stages)":[54],"are":[55],"prone":[56],"larger":[58],"amounts":[59],"glitches":[61],"propagating":[62],"logic,":[64],"increasing":[65],"dynamic":[66,87],"power.":[67],"Experimentally":[68],"measured":[69],"results":[70],"from":[71],"130nm":[73],"FPU":[74,129],"test":[75],"chip":[76],"flexible":[78],"clocking":[79,107],"capabilities":[80],"show":[81],"super-linear":[83],"increase":[84],"glitch-induced":[86],"for":[89,118],"pipelines.":[91],"While":[92],"higher":[93],"glitch":[94,112],"can":[96],"severely":[97],"diminish":[98],"savings":[101,117,142],"offered":[102],"by":[103],"scheduling,":[105],"judicious":[106],"intermediate":[109],"stages":[110],"offers":[111],"mitigation":[113],"recover":[115],"worst-case":[119],"scenarios.":[120],"Detailed":[121],"analysis":[122],"applied":[126],"POWER4-like":[132],"running":[134],"an":[138,147],"average":[139],"net":[140],"15%":[144],"compared":[145],"aggressively":[148],"clock-gated":[149],"design.":[150]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}