{"id":"https://openalex.org/W2082611011","doi":"https://doi.org/10.1145/1393921.1394003","title":"Clock gating for power optimization in ASIC design cycle theory & practice","display_name":"Clock gating for power optimization in ASIC design cycle theory & practice","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2082611011","doi":"https://doi.org/10.1145/1393921.1394003","mag":"2082611011"},"language":"en","primary_location":{"id":"doi:10.1145/1393921.1394003","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1394003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112449325","display_name":"S. Jairam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Jairam S","raw_affiliation_strings":["Texas Instruments, Bangalore, India","SoC Center of Excellence, Texas Instrum., India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SoC Center of Excellence, Texas Instrum., India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045929123","display_name":"Madhusudan Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Madhusudan Rao","raw_affiliation_strings":["Texas Instruments, Bangalore, India","SoC Center of Excellence, Texas Instrum., India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SoC Center of Excellence, Texas Instrum., India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110256584","display_name":"Jithendra Srinivas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Jithendra Srinivas","raw_affiliation_strings":["Texas Instruments, Bangalore, India","SoC Center of Excellence, Texas Instrum., India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SoC Center of Excellence, Texas Instrum., India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013833601","display_name":"Parimala Vishwanath","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Parimala Vishwanath","raw_affiliation_strings":["Texas Instruments, Bangalore, Iceland","SoC Center of Excellence, Texas Instrum., India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, Iceland","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SoC Center of Excellence, Texas Instrum., India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002913490","display_name":"H. Udayakumar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Udayakumar H","raw_affiliation_strings":["Texas Instruments, Bangalore, India","SoC Center of Excellence, Texas Instrum., India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SoC Center of Excellence, Texas Instrum., India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111534342","display_name":"J.C. Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Jagdish Rao","raw_affiliation_strings":["Texas Instruments, Bangalore, India","SoC Center of Excellence, Texas Instrum., India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"SoC Center of Excellence, Texas Instrum., India","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6784,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.73119892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.801437258720398},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7784605622291565},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.6415956020355225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6351884007453918},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.6048908829689026},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5831215381622314},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5565640926361084},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.5253721475601196},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4913133680820465},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4567095637321472},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.4453168213367462},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4321237802505493},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4306420683860779},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.42960697412490845},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4289672374725342},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42643776535987854},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3866965174674988},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.350802481174469},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.30960315465927124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23821258544921875},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.23216307163238525},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1834309995174408},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.183391273021698},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1579081416130066},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.1395333707332611},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.10737675428390503},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09601470828056335}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.801437258720398},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7784605622291565},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.6415956020355225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6351884007453918},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.6048908829689026},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5831215381622314},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5565640926361084},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.5253721475601196},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4913133680820465},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4567095637321472},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.4453168213367462},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4321237802505493},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4306420683860779},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.42960697412490845},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4289672374725342},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42643776535987854},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3866965174674988},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.350802481174469},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.30960315465927124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23821258544921875},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.23216307163238525},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1834309995174408},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.183391273021698},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1579081416130066},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.1395333707332611},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.10737675428390503},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09601470828056335},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1393921.1394003","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1394003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2152938140"],"related_works":["https://openalex.org/W2061180121","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W3127845477","https://openalex.org/W229101532","https://openalex.org/W2485892467","https://openalex.org/W4252084893"],"abstract_inverted_index":{"In":[0],"this":[1,60],"tutorial":[2],"we":[3,33],"present":[4],"a":[5],"comprehensive":[6],"analysis":[7],"of":[8,66],"the":[9,42,67],"available":[10,19],"clock":[11],"gate":[12],"(CG)":[13],"optimization":[14],"approaches":[15],"with":[16],"re-cent":[17],"innovations":[18],"in":[20,27,53],"EDA":[21],"tools":[22],"as":[23],"they":[24],"have":[25],"developed":[26],"time.":[28],"Based":[29],"on":[30],"these":[31],"approaches,":[32],"propose":[34],"an":[35],"integrated":[36],"and":[37],"additive":[38],"design":[39,44],"methodology":[40,61],"spanning":[41],"backend":[43],"space.":[45],"We":[46],"show":[47],"that":[48],"over":[49],"30%":[50],"power":[51,55],"savings":[52],"dynamic":[54],"can":[56],"be":[57],"achieved":[58],"through":[59],"subject":[62],"to":[63],"application":[64],"scenarios":[65],"design.":[68]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}