{"id":"https://openalex.org/W2012438191","doi":"https://doi.org/10.1145/1393921.1393981","title":"Analytical results for design space exploration of multi-core processors employing thread migration","display_name":"Analytical results for design space exploration of multi-core processors employing thread migration","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2012438191","doi":"https://doi.org/10.1145/1393921.1393981","mag":"2012438191"},"language":"en","primary_location":{"id":"doi:10.1145/1393921.1393981","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111892167","display_name":"Ravishankar Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravishankar Rao","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA","Consortium for Embedded Syst., Arizona State Univ. (ASU), Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Consortium for Embedded Syst., Arizona State Univ. (ASU), Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030130819","display_name":"Sarma Vrudhula","orcid":"https://orcid.org/0000-0001-9278-2959"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarma Vrudhula","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA","Consortium for Embedded Syst., Arizona State Univ. (ASU), Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Consortium for Embedded Syst., Arizona State Univ. (ASU), Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109044199","display_name":"Krzysztof S. Berezowski","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krzysztof Berezowski","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA","Arizona State University , Tempe , AZ , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University , Tempe , AZ , USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"229","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.8037024140357971},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7602771520614624},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7390528917312622},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7073813676834106},{"id":"https://openalex.org/keywords/bandwidth-throttling","display_name":"Bandwidth throttling","score":0.6247029900550842},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4555649757385254},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.44343072175979614},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4213809072971344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41850635409355164},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41759154200553894},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38800984621047974},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3359992802143097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1743771731853485},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15158143639564514},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.1060253381729126}],"concepts":[{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.8037024140357971},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7602771520614624},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7390528917312622},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7073813676834106},{"id":"https://openalex.org/C173061102","wikidata":"https://www.wikidata.org/wiki/Q478819","display_name":"Bandwidth throttling","level":3,"score":0.6247029900550842},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4555649757385254},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.44343072175979614},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4213809072971344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41850635409355164},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41759154200553894},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38800984621047974},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3359992802143097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1743771731853485},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15158143639564514},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.1060253381729126},{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1393921.1393981","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1973789144","https://openalex.org/W1982401894","https://openalex.org/W2003061490","https://openalex.org/W2095942479","https://openalex.org/W2100404320","https://openalex.org/W2141923369","https://openalex.org/W2146159705","https://openalex.org/W2165160270","https://openalex.org/W3148862943"],"related_works":["https://openalex.org/W2368301563","https://openalex.org/W2170268965","https://openalex.org/W1544347783","https://openalex.org/W4232891356","https://openalex.org/W108320310","https://openalex.org/W2323965610","https://openalex.org/W2366027386","https://openalex.org/W3092250248","https://openalex.org/W1589529336","https://openalex.org/W2078367140"],"abstract_inverted_index":{"Migrating":[0],"threads":[1],"away":[2],"from":[3],"the":[4,31,69,105,125],"hot":[5],"cores":[6],"in":[7,103,108],"a":[8,26,73,91,116],"multicore":[9,74],"processor":[10,75],"allows":[11],"them":[12],"to":[13,17,123],"operate":[14],"at":[15],"up":[16],"higher":[18],"speeds.":[19],"While":[20],"this":[21],"technique":[22],"has":[23],"already":[24],"attracted":[25],"lot":[27],"of":[28,33,72],"research":[29],"effort,":[30],"majority":[32],"thread":[34,78,110],"migration":[35,79,111],"studies":[36],"are":[37,41],"simulation-based.":[38],"Although":[39],"they":[40,47],"valuable":[42],"for":[43,58,68,82,95],"micro-architectural":[44],"level":[45],"optimization,":[46],"require":[48],"prohibitively":[49],"long":[50],"simulation":[51],"times,":[52],"and":[53,80,98],"hence":[54],"have":[55],"limited":[56],"value":[57],"early":[59],"design":[60],"space":[61],"exploration.":[62],"We":[63,113],"derive":[64],"closed":[65],"form":[66],"expressions":[67,86],"steady-state":[70],"throughput":[71],"that":[76,120],"employs":[77],"throttling":[81],"thermal":[83],"management.":[84],"These":[85],"can":[87],"be":[88],"evaluated":[89],"under":[90],"millisecond":[92],"(vs":[93],"days":[94],"cycle-accurate":[96],"simulation),":[97],"allow":[99],"designers":[100],"greater":[101],"flexibility":[102],"evaluating":[104],"trade-offs":[106],"involved":[107],"implementing":[109],"on-chip.":[112],"also":[114],"developed":[115],"system-level":[117],"power/thermal":[118],"simulator":[119],"we":[121],"used":[122],"validate":[124],"analytical":[126],"results.":[127]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}