{"id":"https://openalex.org/W2086098258","doi":"https://doi.org/10.1145/1393921.1393948","title":"Reliability-centric gate sizing with simultaneous optimization of soft error rate, delay and power","display_name":"Reliability-centric gate sizing with simultaneous optimization of soft error rate, delay and power","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2086098258","doi":"https://doi.org/10.1145/1393921.1393948","mag":"2086098258"},"language":"en","primary_location":{"id":"doi:10.1145/1393921.1393948","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038160839","display_name":"Koustav Bhattacharya","orcid":"https://orcid.org/0009-0007-6366-3927"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Koustav Bhattacharya","raw_affiliation_strings":["University of South Florida, Tampa, FL, USA","Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027665366","display_name":"N. Ranganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagarajan Ranganathan","raw_affiliation_strings":["University of South Florida, Tampa, FL, USA","Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2613432"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"99"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.837599515914917},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6812260150909424},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5985443592071533},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5536127686500549},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5132255554199219},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4814552664756775},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4507916569709778},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.44640254974365234},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4443592131137848},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4222205579280853},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.39579492807388306},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3863217830657959},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2718918025493622},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16652366518974304},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09530684351921082}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.837599515914917},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6812260150909424},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5985443592071533},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5536127686500549},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5132255554199219},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4814552664756775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4507916569709778},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.44640254974365234},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4443592131137848},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4222205579280853},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.39579492807388306},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3863217830657959},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2718918025493622},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16652366518974304},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09530684351921082},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1393921.1393948","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320309370","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1569550779","https://openalex.org/W1819167510","https://openalex.org/W2010966375","https://openalex.org/W2030501553","https://openalex.org/W2037760487","https://openalex.org/W2041741831","https://openalex.org/W2061566868","https://openalex.org/W2071068906","https://openalex.org/W2099465076","https://openalex.org/W2104122494","https://openalex.org/W2117115814","https://openalex.org/W2127107529","https://openalex.org/W2127997025","https://openalex.org/W2128306262","https://openalex.org/W2135250302","https://openalex.org/W2149041233","https://openalex.org/W2169213530"],"related_works":["https://openalex.org/W2125631309","https://openalex.org/W1553855433","https://openalex.org/W4386159957","https://openalex.org/W2130825721","https://openalex.org/W1966764473","https://openalex.org/W2078452800","https://openalex.org/W2000478871","https://openalex.org/W2777621569","https://openalex.org/W2894798048","https://openalex.org/W2115102698"],"abstract_inverted_index":{"The":[0,88],"reliability":[1],"against":[2],"transient":[3],"faults":[4],"poses":[5],"a":[6,60,80],"significant":[7,110],"challenge":[8],"due":[9],"to":[10,78],"technology":[11],"scaling":[12],"trends.":[13],"Several":[14],"circuit":[15,50],"optimization":[16,106,118],"techniques":[17],"have":[18],"been":[19,92],"proposed":[20,89],"in":[21,28,69,112],"the":[22,37,49,65,97],"literature":[23],"for":[24,51],"preventing":[25],"soft":[26,52,66,113],"errors":[27],"logic":[29,70],"circuits.":[30],"However,":[31],"most":[32],"approaches":[33],"do":[34],"not":[35],"incorporate":[36,73],"effects":[38],"of":[39,64,119],"other":[40],"design":[41],"metrics":[42,77],"like":[43],"delay":[44,76,120],"and":[45,72,75,94,121],"power":[46,74],"while":[47],"optimizing":[48],"error":[53,67,114],"protection.":[54],"In":[55],"this":[56],"work,":[57],"we":[58],"develop":[59],"first":[61],"order":[62],"model":[63],"phenomenon":[68],"circuits":[71],"formulate":[79],"convex":[81],"programming":[82],"based":[83],"reliability-centric":[84],"gate":[85],"sizing":[86],"technique.":[87],"algorithm":[90],"has":[91],"implemented":[93],"validated":[95],"on":[96],"ISCAS`85":[98],"benchmarks.":[99],"Experimental":[100],"results":[101],"indicate":[102],"that":[103],"our":[104],"multi-objective":[105],"technique":[107],"can":[108],"achieve":[109],"reductions":[111],"rate":[115],"with":[116],"simultaneous":[117],"power.":[122]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}