{"id":"https://openalex.org/W2148545775","doi":"https://doi.org/10.1145/1393921.1393936","title":"Power-gating-aware high-level synthesis","display_name":"Power-gating-aware high-level synthesis","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2148545775","doi":"https://doi.org/10.1145/1393921.1393936","mag":"2148545775"},"language":"en","primary_location":{"id":"doi:10.1145/1393921.1393936","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058517445","display_name":"Eunjoo Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131320","display_name":"LG (South Korea)","ror":"https://ror.org/03ddh2c27","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210131320"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eunjoo Choi","raw_affiliation_strings":["LG Electronics, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LG Electronics, Seoul, South Korea","institution_ids":["https://openalex.org/I4210131320"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042883061","display_name":"Changsik Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Changsik Shin","raw_affiliation_strings":["KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049474875","display_name":"Taewhan Kim","orcid":"https://orcid.org/0000-0002-6114-3772"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taewhan Kim","raw_affiliation_strings":["Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"39","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9282995462417603},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7159000039100647},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5681142210960388},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5576444268226624},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5300013422966003},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4806298613548279},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4628080427646637},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45134422183036804},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44520774483680725},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.42340657114982605},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41547057032585144},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4140920341014862},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38054177165031433},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3420068919658661},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.32589128613471985},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19351518154144287},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17920488119125366},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17807132005691528},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16786375641822815},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09919306635856628}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9282995462417603},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7159000039100647},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5681142210960388},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5576444268226624},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5300013422966003},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4806298613548279},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4628080427646637},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45134422183036804},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44520774483680725},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.42340657114982605},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41547057032585144},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4140920341014862},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38054177165031433},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3420068919658661},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.32589128613471985},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19351518154144287},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17920488119125366},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17807132005691528},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16786375641822815},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09919306635856628},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1393921.1393936","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W67633605","https://openalex.org/W1503103436","https://openalex.org/W1601651202","https://openalex.org/W1965585119","https://openalex.org/W2017370932","https://openalex.org/W2027077493","https://openalex.org/W2030607272","https://openalex.org/W2042151827","https://openalex.org/W2090940600","https://openalex.org/W2097774291","https://openalex.org/W2112690812","https://openalex.org/W2114266730","https://openalex.org/W2114621701","https://openalex.org/W2124276471","https://openalex.org/W2129183345","https://openalex.org/W2131065168","https://openalex.org/W2131862714","https://openalex.org/W2140210510","https://openalex.org/W2143171378","https://openalex.org/W2167036627"],"related_works":["https://openalex.org/W2259094912","https://openalex.org/W2075172982","https://openalex.org/W3013845316","https://openalex.org/W2783501501","https://openalex.org/W104239181","https://openalex.org/W2282162811","https://openalex.org/W2083171629","https://openalex.org/W3140192626","https://openalex.org/W2065771407","https://openalex.org/W3135068662"],"abstract_inverted_index":{"A":[0],"problem":[1,56],"inherent":[2],"in":[3,20,37,73,143],"designing":[4],"power-gated":[5,75,165],"circuits":[6,149,166],"is":[7,29,108],"the":[8,11,17,24,33,39,42,61,65,74,89,98,106,111,120,127,164],"overhead":[9],"of":[10,26,41,57,63,67,105,122],"state-retention":[12],"storage":[13,28,69],"required":[14,125],"to":[15,31,70,97,109,163],"preserve":[16],"circuit":[18,100,158],"state":[19],"standby":[21],"mode.":[22],"Reducing":[23],"amount":[25],"retention":[27,68,123],"known":[30],"be":[32,71],"most":[34],"influential":[35],"factor":[36],"minimizing":[38,64],"loss":[40],"benefit":[43],"(i.e.":[44],"power":[45],"saving)":[46],"by":[47,168],"power-gating.":[48],"In":[49,137],"this":[50],"paper,":[51],"we":[52,78],"address":[53],"a":[54,80],"new":[55],"high-level":[58],"synthesis":[59,95],"with":[60,150,155],"objective":[62],"size":[66],"used":[72],"circuits.":[76],"Specifically,":[77],"propose":[79],"complete":[81],"design":[82],"framework,":[83],"called":[84],"HLS-pg,":[85],"that":[86,118],"starts":[87],"from":[88],"power-gating-aware":[90,112],"scheduling,":[91],"allocation,":[92],"and":[93,134,160],"controller":[94],"down":[96],"final":[99],"layout.":[101],"The":[102],"key":[103],"contribution":[104],"work":[107],"solve":[110],"scheduling":[113,116],"problem,":[114],"namely,":[115],"operations":[117],"minimizes":[119],"number":[121],"registers":[124],"at":[126],"power-gating":[128],"control":[129],"step,":[130],"while":[131],"satisfying":[132],"resource":[133],"latency":[135],"constraints.":[136],"experiments":[138],"on":[139],"benchmark":[140],"designs":[141],"implemented":[142],"65-nm":[144],"CMOS":[145],"technology,":[146],"HLS-pg":[147],"generates":[148],"27%":[151],"less":[152,157],"leakage":[153],"current,":[154],"6%":[156],"area":[159],"wirelength,":[161],"compared":[162],"produced":[167],"conventional":[169],"highlevel":[170],"synthesis.":[171]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}