{"id":"https://openalex.org/W2143710496","doi":"https://doi.org/10.1145/1393921.1393932","title":"Enhancing<i>beneficial jitter</i>using phase-shifted clock distribution","display_name":"Enhancing<i>beneficial jitter</i>using phase-shifted clock distribution","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2143710496","doi":"https://doi.org/10.1145/1393921.1393932","mag":"2143710496"},"language":"en","primary_location":{"id":"doi:10.1145/1393921.1393932","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045051263","display_name":"Dong Jiao","orcid":"https://orcid.org/0000-0002-9562-3176"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dong Jiao","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005991726","display_name":"Jie Gu","orcid":"https://orcid.org/0000-0003-2912-7294"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Gu","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023812483","display_name":"Pulkit Jain","orcid":"https://orcid.org/0000-0001-5708-9761"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pulkit Jain","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055630196","display_name":"Chris Kim","orcid":"https://orcid.org/0000-0002-0792-6338"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Kim","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9477711915969849},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.5892337560653687},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5654768347740173},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5393192172050476},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5295513272285461},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.45429933071136475},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.43681231141090393},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4355863928794861},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.43378445506095886},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.41100651025772095},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3246133327484131},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31177401542663574},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.258381724357605},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17377376556396484}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9477711915969849},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.5892337560653687},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5654768347740173},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5393192172050476},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5295513272285461},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.45429933071136475},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.43681231141090393},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4355863928794861},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.43378445506095886},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.41100651025772095},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3246133327484131},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31177401542663574},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.258381724357605},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17377376556396484},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1393921.1393932","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1969650916","https://openalex.org/W1981411441","https://openalex.org/W2024398459","https://openalex.org/W2038027628","https://openalex.org/W2038347223","https://openalex.org/W2063539276","https://openalex.org/W2098590582","https://openalex.org/W2112747772","https://openalex.org/W2142355933","https://openalex.org/W2146707479","https://openalex.org/W2158486845","https://openalex.org/W2171122001","https://openalex.org/W2397291776","https://openalex.org/W2629157711","https://openalex.org/W2788706082","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2171851068","https://openalex.org/W2117541676","https://openalex.org/W2224788396","https://openalex.org/W2169622190","https://openalex.org/W2143420037","https://openalex.org/W1574257586","https://openalex.org/W2210438891","https://openalex.org/W2095624237","https://openalex.org/W2587665273","https://openalex.org/W1579152385"],"abstract_inverted_index":{"Clock":[0],"jitter":[1,52],"is":[2,33,46,88],"generally":[3],"considered":[4],"undesirable":[5],"but":[6],"recent":[7],"publications":[8],"have":[9],"shown":[10],"that":[11,91],"it":[12],"can":[13,71],"actually":[14],"improve":[15],"the":[16,22,50,61,65,68,79,85],"timing":[17,69],"margin.":[18],"This":[19],"paper":[20],"investigates":[21],"\"beneficial":[23],"jitter\"":[24],"effect":[25],"and":[26,64],"presents":[27],"an":[28,56],"accurate":[29],"analytical":[30],"model":[31],"which":[32],"verified":[34],"with":[35],"HSPICE.":[36],"Based":[37],"on":[38],"our":[39],"model,":[40],"a":[41,94],"phase-shifted":[42],"clock":[43,66,80],"distribution":[44],"technique":[45,87],"proposed":[47,86],"to":[48,76,90],"enhance":[49],"beneficial":[51],"effect.":[53],"By":[54],"having":[55,93],"optimal":[57],"phase":[58],"shift":[59],"between":[60],"supply":[62],"noise":[63],"period,":[67],"margin":[70],"be":[72],"improved":[73],"by":[74],"2.5X":[75],"15%":[77],"of":[78,84,92],"period.":[81],"The":[82],"benefit":[83],"equivalent":[89],"5X":[95],"larger":[96],"decoupling":[97],"capacitor.":[98]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}