{"id":"https://openalex.org/W2118456809","doi":"https://doi.org/10.1145/1393921.1393929","title":"Correlation verification between transistor variability model with body biasing and ring oscillation frequency in 90nm subthreshold circuits","display_name":"Correlation verification between transistor variability model with body biasing and ring oscillation frequency in 90nm subthreshold circuits","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2118456809","doi":"https://doi.org/10.1145/1393921.1393929","mag":"2118456809"},"language":"en","primary_location":{"id":"doi:10.1145/1393921.1393929","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004321250","display_name":"Hiroshi Fuketa","orcid":"https://orcid.org/0000-0003-0171-6679"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hiroshi Fuketa","raw_affiliation_strings":["Osaka University, Osaka, Japan","Dept. Information Systems Engineering, Osaka University, Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. Information Systems Engineering, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002405139","display_name":"Masanori Hashimoto","orcid":"https://orcid.org/0000-0002-0377-2108"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masanori Hashimoto","raw_affiliation_strings":["Osaka University, Osaka, Japan","Dept. Information Systems Engineering, Osaka University, Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. Information Systems Engineering, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015621925","display_name":"Yukio Mitsuyama","orcid":"https://orcid.org/0000-0001-8151-0085"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yukio Mitsuyama","raw_affiliation_strings":["Osaka University, Osaka, Japan","Dept. Information Systems Engineering, Osaka University, Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. Information Systems Engineering, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061693379","display_name":"Takao Onoye","orcid":"https://orcid.org/0000-0002-1894-2448"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takao Onoye","raw_affiliation_strings":["Osaka University, Osaka, Japan","Dept. Information Systems Engineering, Osaka University, Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. Information Systems Engineering, Osaka University, Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004321250"],"corresponding_institution_ids":["https://openalex.org/I98285908"],"apc_list":null,"apc_paid":null,"fwci":0.2422,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62583271,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8598458766937256},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7165412306785583},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.7141306400299072},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.686347484588623},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6855781078338623},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5934376120567322},{"id":"https://openalex.org/keywords/oscillation","display_name":"Oscillation (cell signaling)","score":0.5865337252616882},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.432952880859375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4195597171783447},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4037160873413086},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39575958251953125},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3292474150657654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14463463425636292}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8598458766937256},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7165412306785583},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.7141306400299072},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.686347484588623},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6855781078338623},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5934376120567322},{"id":"https://openalex.org/C2778439541","wikidata":"https://www.wikidata.org/wiki/Q7106412","display_name":"Oscillation (cell signaling)","level":2,"score":0.5865337252616882},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.432952880859375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4195597171783447},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4037160873413086},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39575958251953125},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3292474150657654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14463463425636292},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1393921.1393929","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1393921.1393929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1607434217","https://openalex.org/W2017216250","https://openalex.org/W2065045880","https://openalex.org/W2104010258","https://openalex.org/W2126811283","https://openalex.org/W2137297592","https://openalex.org/W2142410062","https://openalex.org/W2150526221","https://openalex.org/W2152154820","https://openalex.org/W2163165699"],"related_works":["https://openalex.org/W1793154485","https://openalex.org/W2918058197","https://openalex.org/W2521656715","https://openalex.org/W2009852498","https://openalex.org/W1991521745","https://openalex.org/W3004587385","https://openalex.org/W4220771873","https://openalex.org/W2109147260","https://openalex.org/W2081957907","https://openalex.org/W2786811717"],"abstract_inverted_index":{"This":[0,36],"paper":[1],"presents":[2],"modeling":[3],"of":[4,17,30,65,73],"manufacturing":[5],"variability":[6],"and":[7,33,50,61,85,100],"body":[8,92,105],"bias":[9,93],"effect":[10,94],"for":[11],"subthreshold":[12,74,86],"circuits":[13,75],"based":[14],"on":[15],"measurement":[16,48],"a":[18,23,96],"device":[19,27],"array":[20,28],"circuit":[21,66],"in":[22,63],"90nm":[24],"technology.":[25],"The":[26],"consists":[29],"P/NMOS":[31],"transistors":[32],"ring":[34],"oscillators.":[35],"work":[37],"verifies":[38],"the":[39,42,55],"correlation":[40],"between":[41],"variation":[43,57],"model":[44,58],"extracted":[45],"from":[46],"IV":[47],"results":[49],"oscillation":[51],"frequencies,":[52],"which":[53],"means":[54],"transistor-level":[56],"is":[59,95],"examined":[60],"confirmed":[62],"terms":[64],"performance.":[67],"We":[68,89],"demonstrate":[69],"that":[70,91],"delay":[71],"variations":[72],"are":[76],"well":[77],"characterized":[78],"with":[79],"two":[80],"parameters":[81],"-":[82],"threshold":[83,101],"voltage":[84,102],"swing":[87],"parameter.":[88],"reveal":[90],"less":[97],"statistical":[98],"phenomenon":[99],"shift":[103],"by":[104],"biasing":[106],"can":[107],"be":[108],"modeled":[109],"deterministically.":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}