{"id":"https://openalex.org/W1965195759","doi":"https://doi.org/10.1145/1391732.1391733","title":"On the trade-off between power and flexibility of FPGA clock networks","display_name":"On the trade-off between power and flexibility of FPGA clock networks","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W1965195759","doi":"https://doi.org/10.1145/1391732.1391733","mag":"1965195759"},"language":"en","primary_location":{"id":"doi:10.1145/1391732.1391733","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391732.1391733","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074883642","display_name":"Julien Lamoureux","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Julien Lamoureux","raw_affiliation_strings":["University of British Columbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["University of British Columbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":2.3511,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.87762454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":"3","first_page":"1","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.8495128750801086},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.753280758857727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7498264312744141},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6972510814666748},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6766868829727173},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6670858263969421},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6393372416496277},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5361202955245972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43900197744369507},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.43763548135757446},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.42681917548179626},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4221547245979309},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.41037824749946594},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1543293297290802},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07742872834205627}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.8495128750801086},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.753280758857727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7498264312744141},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6972510814666748},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6766868829727173},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6670858263969421},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6393372416496277},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5361202955245972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43900197744369507},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.43763548135757446},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.42681917548179626},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4221547245979309},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.41037824749946594},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1543293297290802},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07742872834205627},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1391732.1391733","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391732.1391733","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.225.289","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.225.289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/%7Estevew/papers/pdf/julien_clock.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.628.3331","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.628.3331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/~julienl/papers/pdf/trets08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1590272789","https://openalex.org/W1938409394","https://openalex.org/W1970296212","https://openalex.org/W2016748970","https://openalex.org/W2024701939","https://openalex.org/W2033685698","https://openalex.org/W2077892593","https://openalex.org/W2095558812","https://openalex.org/W2097521167","https://openalex.org/W2109974627","https://openalex.org/W2111515250","https://openalex.org/W2137769675","https://openalex.org/W2137807823","https://openalex.org/W2153585893","https://openalex.org/W2159440979","https://openalex.org/W2217863744","https://openalex.org/W4230714643","https://openalex.org/W4246961877"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2205497670","https://openalex.org/W2165139624","https://openalex.org/W4200015704","https://openalex.org/W2483335070","https://openalex.org/W2123491437","https://openalex.org/W2270423654","https://openalex.org/W2100219905","https://openalex.org/W1965195759","https://openalex.org/W2392383039"],"abstract_inverted_index":{"FPGA":[0,34,59,85,106],"clock":[1,13,35,86,107,130,148,162,236,247],"networks":[2,36,163],"consume":[3],"a":[4,25,97,121,158,178,183,196],"significant":[5,184],"amount":[6],"of":[7,28,33,57,69,84,146,153,160,167,191,234],"power,":[8],"since":[9],"they":[10],"toggle":[11],"every":[12],"cycle":[14],"and":[15,54,82,104,150,188,213],"must":[16],"be":[17,38,219],"flexible":[18],"enough":[19],"to":[20,119,138,176,194,218,251,257],"implement":[21],"the":[22,46,52,58,66,70,76,79,125,129,140,143,147,151,154,173,189,192,204,228,232,235],"clocks":[23],"for":[24,102,157],"wide":[26],"range":[27],"different":[29,161],"applications.":[30],"The":[31,169],"efficiency":[32,68],"can":[37,64,181],"improved":[39],"by":[40,128],"reducing":[41,45],"this":[42,89],"flexibility;":[43],"however,":[44],"flexibility":[47,83],"introduces":[48],"stricter":[49],"constraints":[50,63,126,156],"during":[51],"clustering":[53],"placement":[55,114,123,180],"stages":[56],"CAD":[60,155],"flow.":[61],"These":[62],"reduce":[65],"overall":[67,211],"final":[71],"implementation.":[72],"This":[73],"article":[74,90],"examines":[75],"trade-off":[77,141],"between":[78,142],"power":[80,144,187],"consumption":[81,145],"networks.":[87,108],"Specifically,":[88],"makes":[91],"three":[92],"contributions.":[93],"First,":[94],"it":[95,110,133],"presents":[96],"new":[98,112],"parameterized":[99],"clock-network":[100],"framework":[101],"describing":[103],"comparing":[105],"Second,":[109],"describes":[111],"clock-aware":[113],"techniques":[115,174,207],"that":[116,172,231],"are":[117,214,249],"needed":[118],"find":[120,195],"legal":[122,179,197,220],"satisfying":[124],"imposed":[127],"network.":[131],"Finally,":[132],"performs":[134],"an":[135,245],"empirical":[136],"study":[137],"examine":[139],"network":[149,237,248],"impact":[152],"number":[159],"with":[164,244],"varying":[165],"amounts":[166],"flexibility.":[168],"results":[170,229],"show":[171,230],"used":[175],"produce":[177],"have":[182],"influence":[185],"on":[186],"ability":[190],"placer":[193],"solution.":[198],"On":[199,241],"average,":[200,242],"circuits":[201,222],"placed":[202,223],"using":[203,224],"most":[205],"effective":[206],"dissipate":[208],"5%":[209],"less":[210],"energy":[212,254],"significantly":[215],"more":[216,253],"likely":[217],"than":[221],"other":[225,258],"techniques.":[226],"Moreover,":[227],"architecture":[233],"is":[238],"also":[239],"important.":[240],"FPGAs":[243],"efficient":[246,255],"up":[250],"14.6%":[252],"compared":[256],"FPGAs.":[259]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}