{"id":"https://openalex.org/W2130936044","doi":"https://doi.org/10.1145/1391469.1391699","title":"Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters","display_name":"Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters","publication_year":2008,"publication_date":"2008-06-08","ids":{"openalex":"https://openalex.org/W2130936044","doi":"https://doi.org/10.1145/1391469.1391699","mag":"2130936044"},"language":"en","primary_location":{"id":"doi:10.1145/1391469.1391699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047356249","display_name":"Tarek A. El-Moselhy","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Tarek El-Moselhy","raw_affiliation_strings":["Computational Prototyping Group, RLE, MIT, Cambridge, MA"],"affiliations":[{"raw_affiliation_string":"Computational Prototyping Group, RLE, MIT, Cambridge, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048725993","display_name":"Ibrahim M. Elfadel","orcid":"https://orcid.org/0000-0003-3220-9987"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. M. Elfadel","raw_affiliation_strings":["Systems & Technology Group, IBM Corporation, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"Systems & Technology Group, IBM Corporation, Yorktown Heights, NY","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059269253","display_name":"D. Widiger","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Widiger","raw_affiliation_strings":["Systems & Technology Group, IBM Corporation Austin, TX","Systems and Technology Group, IBM Corporation, Austin, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Systems & Technology Group, IBM Corporation Austin, TX","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"Systems and Technology Group, IBM Corporation, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047356249"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9965,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.91254601,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"906","last_page":"911"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.7677391767501831},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.6702970862388611},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6373292803764343},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6217849254608154},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6019597053527832},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5445618033409119},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.5202249884605408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.496390163898468},{"id":"https://openalex.org/keywords/back-end-of-line","display_name":"Back end of line","score":0.4282030463218689},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.41679617762565613},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4147000014781952},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3524881899356842},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1933532953262329},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16320210695266724},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11995744705200195}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.7677391767501831},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.6702970862388611},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6373292803764343},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6217849254608154},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6019597053527832},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5445618033409119},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.5202249884605408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.496390163898468},{"id":"https://openalex.org/C2776628375","wikidata":"https://www.wikidata.org/wiki/Q4839229","display_name":"Back end of line","level":3,"score":0.4282030463218689},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.41679617762565613},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4147000014781952},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3524881899356842},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1933532953262329},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16320210695266724},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11995744705200195},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1391469.1391699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1947634230","https://openalex.org/W1978981235","https://openalex.org/W2036843998","https://openalex.org/W2103014101","https://openalex.org/W2132850565","https://openalex.org/W2139181536","https://openalex.org/W2146287585","https://openalex.org/W2153045453","https://openalex.org/W2171450065","https://openalex.org/W2217111251","https://openalex.org/W4254616561"],"related_works":["https://openalex.org/W63447294","https://openalex.org/W1973000679","https://openalex.org/W2068547800","https://openalex.org/W2114312831","https://openalex.org/W3082795214","https://openalex.org/W3215101624","https://openalex.org/W4256385015","https://openalex.org/W2106005208","https://openalex.org/W2022229804","https://openalex.org/W2066648182"],"abstract_inverted_index":{"Recent":[0],"CAD":[1,193],"methodologies":[2],"of":[3,16,38,49,53,58,71,87,113,122,130,134,144,175,179,191],"Design-for-Manufacturability":[4],"(DFM)":[5],"have":[6,22],"naturally":[7],"led":[8],"to":[9,23,66,109,118,140,148,188],"a":[10,35,68,105,119,142,162,172,200,205],"significant":[11],"increase":[12],"in":[13,28,84],"the":[14,50,56,85,96,111,114,128,132,135,182,192],"number":[15,37,70,129,174],"process":[17],"and":[18,159,171],"layout":[19,45],"parameters":[20,39,72,197],"that":[21,34,198],"be":[24,40,74,101,141,185],"taken":[25,41],"into":[26,42],"account":[27,43],"design-rule":[29],"checking.":[30],"Methodological":[31],"consistency":[32],"requires":[33],"similar":[36],"during":[44],"parasitic":[46,62],"extraction.":[47,90],"Because":[48,178],"inherent":[51],"variability":[52],"these":[54],"parameters,":[55,131],"issue":[57,83],"efficiently":[59,102],"extracting":[60],"deterministic":[61],"sensitivities":[63],"with":[64,116,146],"respect":[65,117,147],"such":[67],"large":[69,120],"must":[73],"addressed.":[75],"In":[76,91],"this":[77,81],"paper,":[78],"we":[79,93],"tackle":[80],"very":[82],"context":[86],"capacitance":[88,115,201],"sensitivity":[89,98,112,151,202],"particular,":[92],"show":[94],"how":[95],"adjoint":[97,136],"method":[99,137,155,183],"can":[100,184],"integrated":[103],"within":[104],"finite-difference":[106],"(FD)":[107],"scheme":[108],"compute":[110],"set":[121],"BEOL":[123,164,196],"parameters.":[124,177],"If":[125],"np":[126],"is":[127,138],"speedup":[133],"shown":[139],"factor":[143],"np/2":[145],"direct":[149],"FD":[150],"techniques.":[152],"The":[153],"proposed":[154],"has":[156],"been":[157],"implemented":[158],"verified":[160],"on":[161],"65nm":[163],"cross":[165],"section":[166],"having":[167],"10":[168],"metal":[169],"layers":[170],"total":[173],"59":[176],"its":[180],"speed,":[181],"advantageously":[186],"used":[187],"prune":[189],"out":[190],"flow":[194],"those":[195],"yield":[199],"less":[203],"than":[204],"given":[206],"threshold.":[207]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}