{"id":"https://openalex.org/W2049269261","doi":"https://doi.org/10.1145/1391469.1391682","title":"On tests to detect via opens in digital CMOS circuits","display_name":"On tests to detect via opens in digital CMOS circuits","publication_year":2008,"publication_date":"2008-06-08","ids":{"openalex":"https://openalex.org/W2049269261","doi":"https://doi.org/10.1145/1391469.1391682","mag":"2049269261"},"language":"en","primary_location":{"id":"doi:10.1145/1391469.1391682","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391682","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sudhakar M. Reddy","raw_affiliation_strings":["University of Iowa, Iowa City, IA"],"affiliations":[{"raw_affiliation_string":"University of Iowa, Iowa City, IA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100322200","display_name":"Chen Liu","orcid":"https://orcid.org/0000-0003-1558-6836"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Liu","raw_affiliation_strings":["University of Iowa, Iowa City, IA"],"affiliations":[{"raw_affiliation_string":"University of Iowa, Iowa City, IA","institution_ids":["https://openalex.org/I126307644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077101123"],"corresponding_institution_ids":["https://openalex.org/I126307644"],"apc_list":null,"apc_paid":null,"fwci":2.0797,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.87823309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"840","last_page":"845"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6574395895004272},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6367092132568359},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6316643953323364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6216595768928528},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6213172078132629},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5766467452049255},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5478793978691101},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4761086404323578},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.474739134311676},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4384094774723053},{"id":"https://openalex.org/keywords/diode-or-circuit","display_name":"Diode-or circuit","score":0.4256443977355957},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4144653081893921},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27469974756240845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23420783877372742},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.22971338033676147},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16444867849349976},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08555871248245239}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6574395895004272},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6367092132568359},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6316643953323364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6216595768928528},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6213172078132629},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5766467452049255},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5478793978691101},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4761086404323578},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.474739134311676},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4384094774723053},{"id":"https://openalex.org/C171065743","wikidata":"https://www.wikidata.org/wiki/Q5279089","display_name":"Diode-or circuit","level":5,"score":0.4256443977355957},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4144653081893921},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27469974756240845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23420783877372742},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.22971338033676147},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16444867849349976},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08555871248245239},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1391469.1391682","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391682","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2239530989","display_name":null,"funder_award_id":"2007-TJ-1643 (IP)","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G2254860803","display_name":null,"funder_award_id":"2007-TJ-1642 (SMR)","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2008534549","https://openalex.org/W2097651365","https://openalex.org/W2104231257","https://openalex.org/W2108420455","https://openalex.org/W2117340982","https://openalex.org/W2132813690","https://openalex.org/W2134332340","https://openalex.org/W2137552141","https://openalex.org/W2141552561","https://openalex.org/W2145404141","https://openalex.org/W2153049419","https://openalex.org/W2153897493","https://openalex.org/W2158093441","https://openalex.org/W2161824088"],"related_works":["https://openalex.org/W2390607226","https://openalex.org/W1980349267","https://openalex.org/W2098419840","https://openalex.org/W2140610743","https://openalex.org/W2116326546","https://openalex.org/W2097637358","https://openalex.org/W2323193959","https://openalex.org/W2742579239","https://openalex.org/W4206112934","https://openalex.org/W2376757218"],"abstract_inverted_index":{"We":[0,104],"consider":[1],"voltage":[2,39,115],"based":[3,116],"(logic)":[4,117],"tests":[5,91,109,118,131,146,160,165],"to":[6,18,30,48,80,86,89,92,110,132],"detect":[7,93,111,133,166],"complete":[8,174],"opens":[9,94,113,168],"in":[10,21,170],"digital":[11],"CMOS":[12],"circuits.":[13],"Open":[14],"defects":[15],"are":[16,28,120,137],"known":[17,29],"be":[19,31,75,192],"prevalent":[20],"the":[22,32,59,69,148,153,171,179,195],"current":[23],"VLSI":[24,63],"technologies":[25],"and":[26],"vias":[27,190],"primary":[33],"sites":[34],"of":[35,62,68,71,101,108,126,142,158,173,176,178,188],"interconnect":[36],"opens.":[37],"The":[38,129],"on":[40],"a":[41,140],"circuit":[42,56,72,102,127,149,162,180],"node":[43,150],"that":[44,95,119,185],"is":[45,52,84],"disconnected":[46],"due":[47],"an":[49,134],"open":[50,135,154,189],"via":[51,112,136,167],"determined":[53],"by":[54,152],"several":[55],"parameters.":[57,103,128,181],"As":[58],"feature":[60],"size":[61],"circuits":[64],"decreases,":[65],"precise":[66],"knowledge":[67,100,125,177],"values":[70],"parameters":[73],"may":[74],"difficult,":[76],"if":[77],"not":[78,97],"impossible,":[79],"obtain.":[81],"Thus,":[82],"it":[83],"important":[85],"develop":[87],"methods":[88],"generate":[90],"do":[96],"require":[98],"accurate":[99],"propose":[105],"new":[106],"classes":[107],"with":[114,123],"effective":[121],"even":[122,169],"imprecise":[124],"proposed":[130,159,196],"constituted":[138],"as":[139],"pair":[141],"constrained":[143,197],"stuck-at":[144],"fault":[145],"for":[147],"affected":[151],"defect.":[155],"One":[156],"class":[157],"called":[161],"parameter":[163],"independent":[164],"case":[172],"lack":[175],"Experimental":[182],"results":[183],"demonstrate":[184],"high":[186],"coverage":[187],"can":[191],"obtained":[193],"using":[194],"tests.":[198]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}