{"id":"https://openalex.org/W2035049641","doi":"https://doi.org/10.1145/1391469.1391677","title":"Leveraging sequential equivalence checking to enable system-level to RTL flows","display_name":"Leveraging sequential equivalence checking to enable system-level to RTL flows","publication_year":2008,"publication_date":"2008-06-08","ids":{"openalex":"https://openalex.org/W2035049641","doi":"https://doi.org/10.1145/1391469.1391677","mag":"2035049641"},"language":"en","primary_location":{"id":"doi:10.1145/1391469.1391677","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111440581","display_name":"Pascal Urard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Pascal Urard","raw_affiliation_strings":["STMicroelectronics, Venkatram Krishnaswamy, Calypto Design Systems, Inc","ST Microelectron., Geneva"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Venkatram Krishnaswamy, Calypto Design Systems, Inc","institution_ids":["https://openalex.org/I4210124177"]},{"raw_affiliation_string":"ST Microelectron., Geneva","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009707567","display_name":"Asma Maalej","orcid":"https://orcid.org/0000-0002-1473-3710"},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Asma Maalej","raw_affiliation_strings":["STMicroelectronics, Venkatram Krishnaswamy, Calypto Design Systems, Inc","ST Microelectron., Geneva"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Venkatram Krishnaswamy, Calypto Design Systems, Inc","institution_ids":["https://openalex.org/I4210124177"]},{"raw_affiliation_string":"ST Microelectron., Geneva","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007229736","display_name":"Roberto Guizzetti","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Roberto Guizzetti","raw_affiliation_strings":["STMicroelectronics, Venkatram Krishnaswamy, Calypto Design Systems, Inc","ST Microelectron., Geneva"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Venkatram Krishnaswamy, Calypto Design Systems, Inc","institution_ids":["https://openalex.org/I4210124177"]},{"raw_affiliation_string":"ST Microelectron., Geneva","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086613101","display_name":"Nitin Chawla","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Nitin Chawla","raw_affiliation_strings":["STMicroelectronics, Venkatram Krishnaswamy, Calypto Design Systems, Inc","ST Microelectron., Geneva"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Venkatram Krishnaswamy, Calypto Design Systems, Inc","institution_ids":["https://openalex.org/I4210124177"]},{"raw_affiliation_string":"ST Microelectron., Geneva","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8279,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75207252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"816","last_page":"821"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10639","display_name":"Advanced Software Engineering Methodologies","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7834252715110779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7530896663665771},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6742061376571655},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.627322256565094},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5519494414329529},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5178892612457275},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4981529712677002},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.43850177526474},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4365059435367584},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.416012167930603},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3842383921146393},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3659340739250183},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3533153533935547},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12043255567550659},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09112849831581116}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7834252715110779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7530896663665771},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6742061376571655},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.627322256565094},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5519494414329529},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5178892612457275},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4981529712677002},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.43850177526474},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4365059435367584},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.416012167930603},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3842383921146393},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3659340739250183},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3533153533935547},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12043255567550659},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09112849831581116},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1391469.1391677","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2126705550","https://openalex.org/W2144495128","https://openalex.org/W2171999426"],"related_works":["https://openalex.org/W2106507440","https://openalex.org/W2162615969","https://openalex.org/W3023586562","https://openalex.org/W1574742821","https://openalex.org/W2096723742","https://openalex.org/W2105593427","https://openalex.org/W2135756607","https://openalex.org/W2130564948","https://openalex.org/W4255789569","https://openalex.org/W2379784933"],"abstract_inverted_index":{"It":[0,27],"has":[1],"long":[2],"been":[3],"the":[4,22,30,34,56,86,96,99,123,140,150,167],"practice":[5],"to":[6,84,105,156,176],"create":[7],"models":[8,42,61,83,110,136,162],"in":[9,21,54,65,131,174],"C":[10,41],"or":[11],"C++":[12],"for":[13,44,89,114],"architectural":[14],"studies,":[15],"software":[16],"prototyping":[17],"and":[18,91,130,137,163,165,169],"RTL":[19,107,138,164,177],"verification":[20,92,124],"design":[23,38,90,97],"of":[24,36,50,59,93,101,117,142,152,171],"Systems-on-Chip":[25],"(SoC).":[26],"is":[28,52,111],"often":[29,69],"case":[31],"that":[32],"by":[33],"end":[35],"a":[37,48,120],"project,":[39],"multiple":[40],"exist":[43],"different":[45],"uses.":[46],"Since":[47],"lot":[49],"time":[51,87],"invested":[53],"ensuring":[55],"functional":[57,72,158],"correctness":[58],"these":[60,81],"via":[62],"their":[63],"use":[64,100,141,151],"system-level":[66,82,135,161,175],"simulations,":[67],"they":[68],"become":[70],"\"golden\"":[71],"reference":[73],"models.":[74],"Design":[75],"teams":[76],"are":[77],"moving":[78],"towards":[79],"leveraging":[80],"reduce":[85],"needed":[88],"RTL.":[94],"On":[95,122],"side,":[98],"high-level":[102],"synthesis":[103],"tools":[104],"synthesize":[106],"from":[108],"C/C++":[109],"gaining":[112],"ground":[113],"certain":[115],"classes":[116],"blocks":[118],"within":[119],"design.":[121],"front,":[125],"temporal":[126],"differences":[127],"at":[128],"interfaces":[129],"internal":[132],"states":[133],"between":[134,160],"prevent":[139],"combinational":[143],"equivalence":[144,154,159],"checkers.":[145],"This":[146],"paper":[147],"focuses":[148],"on":[149],"sequential":[153],"checking":[155],"verify":[157],"describes":[166],"challenges":[168],"vale":[170],"using":[172],"it":[173],"flows.":[178]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}