{"id":"https://openalex.org/W2050918004","doi":"https://doi.org/10.1145/1391469.1391669","title":"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers","display_name":"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers","publication_year":2008,"publication_date":"2008-06-08","ids":{"openalex":"https://openalex.org/W2050918004","doi":"https://doi.org/10.1145/1391469.1391669","mag":"2050918004"},"language":"en","primary_location":{"id":"doi:10.1145/1391469.1391669","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084327371","display_name":"John D. Davis","orcid":"https://orcid.org/0000-0003-0266-0857"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]},{"id":"https://openalex.org/I4210124949","display_name":"Microsoft Research (India)","ror":"https://ror.org/02w7f3w92","country_code":"IN","type":"company","lineage":["https://openalex.org/I1290206253","https://openalex.org/I4210124949"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"John D. Davis","raw_affiliation_strings":["Microsoft Research, Silicon Valley Lab","Silicon Valley Lab., Microsoft Res., Mountain View, CA"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Silicon Valley Lab","institution_ids":["https://openalex.org/I4210124949"]},{"raw_affiliation_string":"Silicon Valley Lab., Microsoft Res., Mountain View, CA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100902141","display_name":"Zhangxi Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I134446601","display_name":"Berkeley College","ror":"https://ror.org/02xewxa75","country_code":"US","type":"education","lineage":["https://openalex.org/I134446601"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhangxi Tan","raw_affiliation_strings":["UC Berkeley","UC BERKELEY"],"affiliations":[{"raw_affiliation_string":"UC Berkeley","institution_ids":["https://openalex.org/I134446601","https://openalex.org/I95457486"]},{"raw_affiliation_string":"UC BERKELEY","institution_ids":["https://openalex.org/I134446601"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101169567","display_name":"Fang Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124949","display_name":"Microsoft Research (India)","ror":"https://ror.org/02w7f3w92","country_code":"IN","type":"company","lineage":["https://openalex.org/I1290206253","https://openalex.org/I4210124949"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Fang Yu","raw_affiliation_strings":["Microsoft Research, Silicon Valley Lab","Microsoft Research - Silicon Valley Lab#TAB#"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Silicon Valley Lab","institution_ids":["https://openalex.org/I4210124949"]},{"raw_affiliation_string":"Microsoft Research - Silicon Valley Lab#TAB#","institution_ids":["https://openalex.org/I4210124949"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101985940","display_name":"Lintao Zhang","orcid":"https://orcid.org/0009-0005-7527-8183"},"institutions":[{"id":"https://openalex.org/I4210124949","display_name":"Microsoft Research (India)","ror":"https://ror.org/02w7f3w92","country_code":"IN","type":"company","lineage":["https://openalex.org/I1290206253","https://openalex.org/I4210124949"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lintao Zhang","raw_affiliation_strings":["Microsoft Research, Silicon Valley Lab","Microsoft Research - Silicon Valley Lab#TAB#"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Silicon Valley Lab","institution_ids":["https://openalex.org/I4210124949"]},{"raw_affiliation_string":"Microsoft Research - Silicon Valley Lab#TAB#","institution_ids":["https://openalex.org/I4210124949"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5084327371"],"corresponding_institution_ids":["https://openalex.org/I1290206253","https://openalex.org/I4210124949"],"apc_list":null,"apc_paid":null,"fwci":4.9391,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.95009273,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"780","last_page":"785"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11596","display_name":"Constraint Satisfaction and Optimization","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/backtracking","display_name":"Backtracking","score":0.8057767152786255},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8026726245880127},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.7215324640274048},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6988081932067871},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.585824191570282},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.537857174873352},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5232223868370056},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4547230303287506},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44673794507980347},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32930219173431396},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.30224043130874634},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2668755054473877},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2565215826034546},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.21367380023002625}],"concepts":[{"id":"https://openalex.org/C156884757","wikidata":"https://www.wikidata.org/wiki/Q798554","display_name":"Backtracking","level":2,"score":0.8057767152786255},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8026726245880127},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.7215324640274048},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6988081932067871},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.585824191570282},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.537857174873352},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5232223868370056},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4547230303287506},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44673794507980347},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32930219173431396},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.30224043130874634},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2668755054473877},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2565215826034546},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.21367380023002625},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1391469.1391669","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.188.25","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.188.25","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://research.microsoft.com/pubs/73071/DAC2008_PSAT.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1495017689","https://openalex.org/W1593347942","https://openalex.org/W1711753553","https://openalex.org/W1848667534","https://openalex.org/W1923495615","https://openalex.org/W1950282396","https://openalex.org/W1968198053","https://openalex.org/W1977850862","https://openalex.org/W2057361103","https://openalex.org/W2069523538","https://openalex.org/W2097169831","https://openalex.org/W2119190805","https://openalex.org/W2138163913","https://openalex.org/W2142408995","https://openalex.org/W2142785340","https://openalex.org/W2157396773","https://openalex.org/W6639228287","https://openalex.org/W6640050670"],"related_works":["https://openalex.org/W1537803214","https://openalex.org/W2291943064","https://openalex.org/W1567684443","https://openalex.org/W2123081449","https://openalex.org/W1541328753","https://openalex.org/W2209727271","https://openalex.org/W2027176516","https://openalex.org/W1558180718","https://openalex.org/W1635223198","https://openalex.org/W4292463236"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,125,143],"practical":[3],"FPGA-based":[4],"accelerator":[5,89],"for":[6,15,73],"solving":[7],"Boolean":[8,35],"Satisfiability":[9],"problems":[10],"(SAT).":[11],"Unlike":[12],"previous":[13,101],"efforts":[14],"hardware":[16],"accelerated":[17],"SAT":[18,32,75,108,114,161],"solving,":[19],"our":[20,87],"design":[21],"focuses":[22],"on":[23,142,155],"accelerating":[24],"the":[25,31,40,85,148],"most":[26],"time":[27],"consuming":[28],"part":[29],"of":[30,42,64,100,118,120],"solver":[33],"---":[34],"Constraint":[36],"Propagation":[37],"(BCP),":[38],"leaving":[39],"choices":[41],"heuristics":[43],"such":[44],"as":[45],"branching":[46],"order,":[47],"restarting":[48],"policy,":[49],"and":[50,52,82,122,128],"learning":[51],"backtracking":[53],"to":[54,68,92,132,158],"software.":[55],"Our":[56,140],"novel":[57],"approach":[58],"uses":[59],"an":[60,65],"application-specific":[61],"architecture":[62],"instead":[63],"instance-specific":[66],"one":[67],"avoid":[69],"time-consuming":[70],"FPGA":[71,149],"synthesis":[72],"each":[74],"instance.":[76],"By":[77],"avoiding":[78],"global":[79],"signal":[80],"wires":[81],"carefully":[83],"pipelining":[84],"design,":[86],"BCP":[88,156],"is":[90],"able":[91],"achieve":[93,152],"much":[94],"higher":[95],"clock":[96],"frequency":[97],"than":[98],"that":[99,147],"work.":[102],"In":[103],"addition,":[104],"it":[105],"can":[106,112,129,151],"load":[107],"instances":[109,115],"in":[110],"milliseconds,":[111],"handle":[113,133],"with":[116],"tens":[117],"thousands":[119],"variables":[121],"clauses":[123,135],"using":[124,137],"single":[126],"FPGA,":[127],"easily":[130],"scale":[131],"more":[134],"by":[136],"multiple":[138],"FPGAs.":[139],"evaluation":[141],"cycle-accurate":[144],"simulator":[145],"shows":[146],"co-processor":[150],"3.7--38.6x":[153],"speedup":[154],"compared":[157],"state-of-the-art":[159],"software":[160],"solvers.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}