{"id":"https://openalex.org/W2133708536","doi":"https://doi.org/10.1145/1391469.1391665","title":"Latency and bandwidth efficient communication through system customization for embedded multiprocessors","display_name":"Latency and bandwidth efficient communication through system customization for embedded multiprocessors","publication_year":2008,"publication_date":"2008-06-08","ids":{"openalex":"https://openalex.org/W2133708536","doi":"https://doi.org/10.1145/1391469.1391665","mag":"2133708536"},"language":"en","primary_location":{"id":"doi:10.1145/1391469.1391665","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035737082","display_name":"Chenjie Yu","orcid":"https://orcid.org/0000-0002-6734-6247"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenjie Yu","raw_affiliation_strings":["University of Maryland College Park"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland College Park","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055465444","display_name":"\u041f. \u041f. \u041f\u0435\u0442\u0440\u043e\u0432","orcid":"https://orcid.org/0000-0001-5551-4963"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Petrov","raw_affiliation_strings":["University of Maryland College Park"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland College Park","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3813,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.84301579,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"766","last_page":"771"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8792021870613098},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.8057713508605957},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.7453638315200806},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.659856915473938},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.5204582214355469},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4843969941139221},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.442542165517807},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.43463096022605896},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4330289661884308},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4266057014465332},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4255220293998718},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40183013677597046},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.37864890694618225},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34125226736068726},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.33793312311172485},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.267761766910553}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8792021870613098},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.8057713508605957},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.7453638315200806},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.659856915473938},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.5204582214355469},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4843969941139221},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.442542165517807},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.43463096022605896},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4330289661884308},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4266057014465332},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4255220293998718},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40183013677597046},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.37864890694618225},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34125226736068726},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.33793312311172485},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.267761766910553}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1391469.1391665","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W2044206819","https://openalex.org/W2116751788","https://openalex.org/W2117285153","https://openalex.org/W2130611655","https://openalex.org/W2147077996","https://openalex.org/W2148103955","https://openalex.org/W2153935788","https://openalex.org/W2157860533","https://openalex.org/W2552262527","https://openalex.org/W4214519867","https://openalex.org/W4238182192"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W2290195868","https://openalex.org/W2584505417","https://openalex.org/W1534332661","https://openalex.org/W2123859627","https://openalex.org/W2290179447","https://openalex.org/W2057019356","https://openalex.org/W2385754110","https://openalex.org/W3037522141","https://openalex.org/W4304166325"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,27,52,60,76,139,151,154,181],"cross-layer":[3],"customization":[4],"methodology":[5,17,137],"for":[6,180],"latency":[7],"and":[8,22,31,41,113,125,147,153,177],"bandwidth":[9,28],"efficient":[10],"inter-core":[11],"communication":[12,37,149],"in":[13,56,105,173],"embedded":[14],"multiprocessors.":[15],"The":[16,131],"integrates":[18],"compiler,":[19],"operating":[20],"system,":[21],"hardware":[23],"support":[24,55],"to":[25,72,90,115],"achieve":[26],"efficient,":[29],"snoop-free,":[30],"coherence":[32,161],"cache":[33,81,92,145,178],"miss-free":[34],"shared":[35,102,144],"memory":[36],"between":[38,150],"synchronized":[39],"producer":[40,68,85,152],"consumers":[42,74,157],"cores.":[43],"A":[44],"compiler-driven":[45],"code":[46],"transformation":[47],"is":[48,108,138],"introduced":[49],"that":[50,67,91],"utilizes":[51],"simple":[53],"ISA":[54],"the":[57,73,84,87,101,106,111,116,119,135,164,170],"form":[58],"of":[59,121,134,156,183],"special":[61],"write-through":[62],"store":[63],"instruction.":[64],"It":[65],"ensures":[66],"writes":[69],"are":[70],"propagated":[71],"with":[75,118,158],"single":[77,140],"bus":[78,123,141,175],"transaction":[79,142],"per":[80,143],"block":[82,146],"when":[83,129],"performs":[86],"last":[88],"write":[89],"line":[93],"before":[94],"exiting":[95],"its":[96],"synchronization":[97],"region.":[98],"Information":[99],"regarding":[100],"buffers":[103],"involved":[104],"communications":[107],"captured":[109],"by":[110],"OS":[112],"provided":[114],"cores":[117],"purpose":[120],"filtering":[122],"traffic":[124,176],"performing":[126],"remote":[127],"updates":[128],"necessary.":[130],"end":[132],"result":[133],"proposed":[136],"snoop-free":[148],"set":[155,182],"no":[159],"intervening":[160],"misses":[162,179],"on":[163],"consumer":[165],"caches.":[166],"Our":[167],"experiments":[168],"demonstrate":[169],"significant":[171],"reductions":[172],"both":[174],"multiprocessor":[184],"benchmarks.":[185]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}