{"id":"https://openalex.org/W1979183030","doi":"https://doi.org/10.1145/1391469.1391647","title":"A framework for block-based timing sensitivity analysis","display_name":"A framework for block-based timing sensitivity analysis","publication_year":2008,"publication_date":"2008-06-08","ids":{"openalex":"https://openalex.org/W1979183030","doi":"https://doi.org/10.1145/1391469.1391647","mag":"1979183030"},"language":"en","primary_location":{"id":"doi:10.1145/1391469.1391647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103568951","display_name":"Sanjay V. Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjay V. Kumar","raw_affiliation_strings":["University of Minnesota, Minneapolis MN","University of Minnesota , Minneapolis, Mn"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota , Minneapolis, Mn","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110899319","display_name":"Chandramouli Kashyap","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandramouli V. Kashyap","raw_affiliation_strings":["Intel Corporation, Hillsboro OR","Intel Corporation, Hillsboro, OR#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["University of Minnesota, Minneapolis MN","University of Minnesota , Minneapolis, Mn"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota , Minneapolis, Mn","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.4093,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.94042595,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"688","last_page":"693"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7784697413444519},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7539913654327393},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6566963195800781},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6206348538398743},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5691558718681335},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5669378042221069},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4326782822608948},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3203479051589966},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19510525465011597},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17460936307907104},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13223767280578613},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12722966074943542}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7784697413444519},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7539913654327393},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6566963195800781},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6206348538398743},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5691558718681335},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5669378042221069},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4326782822608948},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3203479051589966},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19510525465011597},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17460936307907104},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13223767280578613},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12722966074943542},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1391469.1391647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1391469.1391647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 45th annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.152.3506","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.3506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.umn.edu/users/sachin/conf/dac08sk.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/15","score":0.5600000023841858,"display_name":"Life in Land"}],"awards":[{"id":"https://openalex.org/G248699924","display_name":null,"funder_award_id":"2007-TJ-1572","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2136328167","https://openalex.org/W2148507902","https://openalex.org/W2163262735","https://openalex.org/W2167480374","https://openalex.org/W2169841931"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2735012529","https://openalex.org/W2732121450","https://openalex.org/W1619273082","https://openalex.org/W1604566864","https://openalex.org/W4388667102","https://openalex.org/W2080035745"],"abstract_inverted_index":{"Since":[0],"process":[1],"and":[2,60,123],"environmental":[3],"variations":[4],"can":[5],"no":[6],"longer":[7],"be":[8,63],"ignored":[9,64],"in":[10,65,94],"high-performance":[11],"microprocessor":[12],"designs,":[13],"it":[14],"is":[15,111],"necessary":[16],"to":[17,28,37,44,92,134],"develop":[18],"techniques":[19],"for":[20,73],"computing":[21],"the":[22,25,78,106,117,120,127,132,136,139],"sensitivities":[23,43],"of":[24,108,116,138],"timing":[26,67,75],"slacks":[27,59],"parameter":[29],"variations.":[30],"This":[31,130],"additional":[32],"slack":[33],"information":[34],"enables":[35],"designers":[36,133],"examine":[38],"paths":[39,48],"that":[40,98],"have":[41,56],"large":[42,57],"various":[45],"parameters:":[46],"such":[47],"are":[49,80,90],"not":[50,124],"robust,":[51],"even":[52],"though":[53],"they":[54],"may":[55,61],"nominal":[58],"hence":[62],"traditional":[66],"analysis.":[68],"We":[69,96,145],"present":[70],"a":[71,154],"framework":[72],"block-based":[74],"analysis,":[76],"where":[77],"parameters":[79,118],"specified":[81,121],"as":[82],"ranges":[83],"--":[84,101,110],"rather":[85],"than":[86],"statistical":[87],"distributions":[88],"which":[89,102],"hard":[91],"know":[93],"practice.":[95],"show":[97],"our":[99,147],"approach":[100,148],"scales":[103],"well":[104],"with":[105],"number":[107],"processors":[109],"accurate":[112],"at":[113,126,141],"all":[114],"values":[115],"within":[119],"bounds,":[122],"just":[125],"worst-case":[128],"corner.":[129],"allows":[131],"quantify":[135],"robustness":[137],"design":[140,143],"any":[142],"point.":[144],"validate":[146],"on":[149],"circuit":[150],"blocks":[151],"extracted":[152],"from":[153],"commercial":[155],"45nm":[156],"microprocessor.":[157]},"counts_by_year":[{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}