{"id":"https://openalex.org/W2094908973","doi":"https://doi.org/10.1145/1378533.1378568","title":"Optimal speedup on a low-degree multi-core parallel architecture (LoPRAM)","display_name":"Optimal speedup on a low-degree multi-core parallel architecture (LoPRAM)","publication_year":2008,"publication_date":"2008-06-14","ids":{"openalex":"https://openalex.org/W2094908973","doi":"https://doi.org/10.1145/1378533.1378568","mag":"2094908973"},"language":"en","primary_location":{"id":"doi:10.1145/1378533.1378568","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1378533.1378568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014720258","display_name":"Reza Dorrigiv","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Reza Dorrigiv","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089947217","display_name":"Alejandro L\u00f3pez-Ort\u00edz","orcid":"https://orcid.org/0000-0003-2671-6173"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Alejandro L\u00f3pez-Ortiz","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046401766","display_name":"Alejandro Salinger","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Alejandro Salinger","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014720258"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.0333,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.80417518,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"185","last_page":"187"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8543999195098877},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8417555689811707},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7775039672851562},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6684974431991577},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.6430397033691406},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5619677901268005},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.548970103263855},{"id":"https://openalex.org/keywords/degree","display_name":"Degree (music)","score":0.5164313912391663},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5096597671508789},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.48121145367622375},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.4604637324810028},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4190405011177063},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1293480098247528}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8543999195098877},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8417555689811707},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7775039672851562},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6684974431991577},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.6430397033691406},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5619677901268005},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.548970103263855},{"id":"https://openalex.org/C2775997480","wikidata":"https://www.wikidata.org/wiki/Q586277","display_name":"Degree (music)","level":2,"score":0.5164313912391663},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5096597671508789},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.48121145367622375},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.4604637324810028},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4190405011177063},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1293480098247528},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1145/1378533.1378568","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1378533.1378568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.183.418","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.183.418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.uwaterloo.ca/%7Eajsaling/papers/spaaba831-dorrigiv.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.229.1179","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.229.1179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.uwaterloo.ca/%7Eajsaling/papers/LoPRAM_abstract.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.522.3897","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.522.3897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://drops.dagstuhl.de/opus/volltexte/2008/1531/pdf/08081.LopezOrtizAlejandro.ExtAbstract.1531.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.84.2079","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.84.2079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.uwaterloo.ca/research/tr/2007/CS-2007-48.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1526598597","https://openalex.org/W1547200324","https://openalex.org/W1556104144","https://openalex.org/W1978583881","https://openalex.org/W1981107357","https://openalex.org/W1982855589","https://openalex.org/W1989582918","https://openalex.org/W2004618348","https://openalex.org/W2006727395","https://openalex.org/W2026842524","https://openalex.org/W2034334221","https://openalex.org/W2041645051","https://openalex.org/W2042120213","https://openalex.org/W2044935944","https://openalex.org/W2045271686","https://openalex.org/W2065231486","https://openalex.org/W2066129337","https://openalex.org/W2090247159","https://openalex.org/W2096827683","https://openalex.org/W2102061396","https://openalex.org/W2117489852","https://openalex.org/W2120490947","https://openalex.org/W2130566259","https://openalex.org/W2134008688","https://openalex.org/W2152971387","https://openalex.org/W2330868067","https://openalex.org/W2752885492","https://openalex.org/W3021786344","https://openalex.org/W3145128584","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2027972911","https://openalex.org/W3012895752","https://openalex.org/W1970479385","https://openalex.org/W2607998022","https://openalex.org/W2059382600","https://openalex.org/W2005006850"],"abstract_inverted_index":{"Over":[0],"the":[1,39,62,86],"last":[2],"five":[3],"years,":[4],"major":[5],"microprocessor":[6],"manufacturers":[7],"have":[8],"released":[9],"plans":[10],"for":[11],"a":[12,30,52,79],"rapidly":[13],"increasing":[14],"number":[15],"of":[16,22,54,82,90],"cores":[17,24],"per":[18],"microprossesor,":[19],"with":[20],"upwards":[21],"64":[23],"by":[25],"2015.":[26],"In":[27,47],"this":[28,48],"setting,":[29],"sequential":[31,112],"RAM":[32,63],"computer":[33],"will":[34],"no":[35],"longer":[36],"accurately":[37],"reflect":[38],"architecture":[40],"on":[41],"which":[42,59],"algorithms":[43,107],"are":[44],"being":[45],"executed.":[46],"paper":[49],"we":[50,95],"propose":[51],"model":[53,77],"low":[55],"degree":[56],"parallelism":[57],"(LoPRAM)":[58],"builds":[60],"upon":[61],"and":[64,88],"PRAM":[65],"models":[66],"yet":[67],"better":[68],"reflects":[69],"recent":[70],"advances":[71],"in":[72,98],"parallel":[73,91,106],"(multi-core)":[74],"architectures.":[75],"This":[76],"supports":[78],"high":[80],"level":[81],"abstraction":[83],"that":[84,97],"simplifies":[85],"design":[87],"analysis":[89],"programs.":[92],"More":[93],"importantly":[94],"show":[96],"many":[99],"instances":[100],"it":[101],"naturally":[102],"leads":[103],"to":[104,111],"work-optimal":[105],"via":[108],"simple":[109],"modifications":[110],"algorithms.":[113]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}