{"id":"https://openalex.org/W2135572848","doi":"https://doi.org/10.1145/1376804.1376807","title":"Platform-based software design flow for heterogeneous MPSoC","display_name":"Platform-based software design flow for heterogeneous MPSoC","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2135572848","doi":"https://doi.org/10.1145/1376804.1376807","mag":"2135572848"},"language":"en","primary_location":{"id":"doi:10.1145/1376804.1376807","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1376804.1376807","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054779458","display_name":"Katalin Popovici","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Katalin Popovici","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041600862","display_name":"Xavier Gu\u00e9rin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Xavier Guerin","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101453365","display_name":"Fr\u00e9d\u00e9ric Rousseau","orcid":"https://orcid.org/0000-0003-0348-5624"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Frederic Rousseau","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069161544","display_name":"Pier Stanislao Paolucci","orcid":"https://orcid.org/0000-0003-1937-6086"},"institutions":[{"id":"https://openalex.org/I4210150879","display_name":"Atmel (France)","ror":"https://ror.org/04q92cj22","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210150581","https://openalex.org/I4210150879"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pier Stanislao Paolucci","raw_affiliation_strings":["ATMEL Roma Advanced DSP, Roma, Italy","ATMEL - Atmel Corporation (ATMEL Development Programs Michel Madore ATMEL Rousset Z.I. 13106 Rousset CEDEX - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ATMEL Roma Advanced DSP, Roma, Italy","institution_ids":[]},{"raw_affiliation_string":"ATMEL - Atmel Corporation (ATMEL Development Programs Michel Madore ATMEL Rousset Z.I. 13106 Rousset CEDEX - France)","institution_ids":["https://openalex.org/I4210150879"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113780350","display_name":"Ahmed Jerraya","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ahmed Amine Jerraya","raw_affiliation_strings":["CEA-LETI, MINATEC, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA-LETI, MINATEC, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.9108,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.97365087,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"7","issue":"4","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8865943551063538},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.7267370820045471},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5676892399787903},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5267207622528076},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.48084887862205505},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.479968786239624},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.4294303059577942},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.4246447682380676},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.40954846143722534},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2754339575767517},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.2590668797492981}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8865943551063538},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.7267370820045471},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5676892399787903},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5267207622528076},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.48084887862205505},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.479968786239624},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.4294303059577942},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.4246447682380676},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.40954846143722534},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2754339575767517},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2590668797492981}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1376804.1376807","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1376804.1376807","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-00323018v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00323018","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM Transactions on Embedded Computing Systems (TECS), 2008, 7 (4), pp.27-50. &#x27E8;10.1145/1376804.1376807&#x27E9;","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G3999583900","display_name":null,"funder_award_id":"FET-FP6-2004-IST-4.2.3.4(viii)","funder_id":"https://openalex.org/F4320334962","funder_display_name":"Sixth Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320334962","display_name":"Sixth Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W571905716","https://openalex.org/W1527700834","https://openalex.org/W1850405760","https://openalex.org/W1994158727","https://openalex.org/W2014290146","https://openalex.org/W2031699358","https://openalex.org/W2037800158","https://openalex.org/W2040903332","https://openalex.org/W2106632312","https://openalex.org/W2110526887","https://openalex.org/W2111134965","https://openalex.org/W2123654501","https://openalex.org/W2130484824","https://openalex.org/W2131583907","https://openalex.org/W2144248622","https://openalex.org/W2158791769","https://openalex.org/W2163033792","https://openalex.org/W2163075631","https://openalex.org/W2164095419","https://openalex.org/W2166222448","https://openalex.org/W2171317158","https://openalex.org/W2172273453","https://openalex.org/W3000384474","https://openalex.org/W4237726205","https://openalex.org/W4245499441","https://openalex.org/W7000896197"],"related_works":["https://openalex.org/W3030873103","https://openalex.org/W1583260306","https://openalex.org/W2053107757","https://openalex.org/W2017266164","https://openalex.org/W1152672851","https://openalex.org/W1552148294","https://openalex.org/W2354797847","https://openalex.org/W2056489237","https://openalex.org/W174255016","https://openalex.org/W2124684568"],"abstract_inverted_index":{"Current":[0],"multimedia":[1,149,172],"applications":[2],"demand":[3],"complex":[4],"heterogeneous":[5],"multiprocessor":[6],"architectures":[7,21],"with":[8,43,139],"specific":[9],"communication":[10,162],"infrastructure":[11],"in":[12,24],"order":[13],"to":[14,55,82,113,131,160],"achieve":[15],"the":[16,30,40,44,58,61,71,74,101,125,135,178],"required":[17],"performances.":[18],"Programming":[19],"these":[20],"usually":[22],"results":[23],"writing":[25],"separate":[26],"low-level":[27],"code":[28,169],"for":[29,97,170],"different":[31,114,136],"processors":[32],"(DSP,":[33],"microcontroller),":[34],"implying":[35],"late":[36],"global":[37],"validation":[38,108],"of":[39,60,67,70,124,134],"overall":[41],"application":[42,72,85],"hardware":[45],"platform.":[46],"We":[47,77,143],"propose":[48],"a":[49,79,148,152,157,171],"platform-based":[50],"software":[51,92,105,115,119,137],"design":[52,185],"flow":[53,180],"able":[54],"efficiently":[56],"use":[57,78],"resources":[59],"architecture":[62,87,163],"and":[63,86,107,129,156,164,183],"allowing":[64],"easy":[65],"experimentation":[66],"several":[68],"mappings":[69],"onto":[73],"platform":[75],"resources.":[76],"high-level":[80],"environment":[81],"capture":[83],"both":[84],"initial":[88,102],"representations.":[89],"An":[90],"executable":[91,168],"stack":[93],"is":[94,109],"generated":[95,128],"automatically":[96],"each":[98],"processor":[99],"from":[100],"model.":[103],"The":[104],"generation":[106],"performed":[110],"gradually":[111],"corresponding":[112],"abstraction":[116],"levels.":[117],"Specific":[118],"development":[120],"platforms":[121],"(abstract":[122],"models":[123],"architecture)":[126],"are":[127],"used":[130],"allow":[132],"debugging":[133],"components":[138],"explicit":[140],"hardware-software":[141],"interaction.":[142],"applied":[144],"this":[145],"approach":[146],"on":[147,175],"platform,":[150],"involving":[151],"high":[153],"performance":[154],"DSP":[155],"RISC":[158],"processor,":[159],"explore":[161],"generate":[165],"an":[166],"efficient":[167],"application.":[173],"Based":[174],"automatic":[176],"tools,":[177],"proposed":[179],"increases":[181],"productivity":[182],"preserves":[184],"quality.":[186]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}
