{"id":"https://openalex.org/W2154213129","doi":"https://doi.org/10.1145/1375634.1375640","title":"Efficient dynamic heap allocation of scratch-pad memory","display_name":"Efficient dynamic heap allocation of scratch-pad memory","publication_year":2008,"publication_date":"2008-06-07","ids":{"openalex":"https://openalex.org/W2154213129","doi":"https://doi.org/10.1145/1375634.1375640","mag":"2154213129"},"language":"en","primary_location":{"id":"doi:10.1145/1375634.1375640","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1375634.1375640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th international symposium on Memory management","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087677195","display_name":"Ross McIlroy","orcid":null},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ross McIlroy","raw_affiliation_strings":["University of Glasgow, Glasgow, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Glasgow, Glasgow, United Kingdom","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070095039","display_name":"Peter Dickman","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100430","display_name":"Google (Switzerland)","ror":"https://ror.org/014f9c269","country_code":"CH","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210100430","https://openalex.org/I4210128969"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Peter Dickman","raw_affiliation_strings":["Google Inc., Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Google Inc., Zurich, Switzerland","institution_ids":["https://openalex.org/I4210100430"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061853135","display_name":"Joe Sventek","orcid":"https://orcid.org/0000-0003-1685-8071"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Joe Sventek","raw_affiliation_strings":["University of Glasgow, Glasgow, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Glasgow, Glasgow, United Kingdom","institution_ids":["https://openalex.org/I7882870"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8789,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":{"value":0.87135875,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.813518762588501},{"id":"https://openalex.org/keywords/heap","display_name":"Heap (data structure)","score":0.5830255150794983},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5467697978019714},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5299739837646484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5065323114395142},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.43971797823905945},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43770310282707214},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4366361200809479},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.43010154366493225},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.41593942046165466},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40905871987342834},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3545699119567871},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3521321713924408},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2683223783969879},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10142678022384644}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.813518762588501},{"id":"https://openalex.org/C134757568","wikidata":"https://www.wikidata.org/wiki/Q274089","display_name":"Heap (data structure)","level":2,"score":0.5830255150794983},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5467697978019714},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5299739837646484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5065323114395142},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.43971797823905945},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43770310282707214},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4366361200809479},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.43010154366493225},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.41593942046165466},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40905871987342834},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3545699119567871},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3521321713924408},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2683223783969879},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10142678022384644},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1375634.1375640","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1375634.1375640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th international symposium on Memory management","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.144.5315","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.144.5315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.dcs.gla.ac.uk/~ross/reports/ismm102-mcilroy.pdf","raw_type":"text"},{"id":"pmh:oai:eprints.gla.ac.uk:78749","is_oa":false,"landing_page_url":"http://eprints.gla.ac.uk/78749/","pdf_url":null,"source":{"id":"https://openalex.org/S4210235606","display_name":"ENLIGHTEN (Jurnal Bimbingan dan Konseling Islam)","issn_l":"2622-8912","issn":["2622-8912","2622-8920"],"is_oa":false,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5699999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320174","display_name":"Carnegie Trust for the Universities of Scotland","ror":"https://ror.org/00dfrzy25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W127722551","https://openalex.org/W1575732703","https://openalex.org/W1604145690","https://openalex.org/W1816728452","https://openalex.org/W1899349177","https://openalex.org/W1983096721","https://openalex.org/W1985108724","https://openalex.org/W1985255904","https://openalex.org/W1985515302","https://openalex.org/W1996027765","https://openalex.org/W2086329118","https://openalex.org/W2086807722","https://openalex.org/W2101893654","https://openalex.org/W2108117840","https://openalex.org/W2118420116","https://openalex.org/W2128274900","https://openalex.org/W2149590159","https://openalex.org/W2163270257","https://openalex.org/W2163701391","https://openalex.org/W2752853835","https://openalex.org/W2997413633","https://openalex.org/W3217733253","https://openalex.org/W4235218387","https://openalex.org/W4238798236","https://openalex.org/W4240931809","https://openalex.org/W4292169167"],"related_works":["https://openalex.org/W3108993429","https://openalex.org/W2047684617","https://openalex.org/W2782503170","https://openalex.org/W4382407528","https://openalex.org/W4229967581","https://openalex.org/W1975698617","https://openalex.org/W2041174925","https://openalex.org/W2117533242","https://openalex.org/W4321458411","https://openalex.org/W4317815260"],"abstract_inverted_index":{"An":[0],"increasing":[1],"number":[2,44],"of":[3,35,45],"processor":[4,60],"architectures":[5,57],"support":[6],"scratch-pad":[7],"memory":[8,15],"-":[9],"software":[10,27],"managed":[11],"on-chip":[12,22],"memory.":[13,71],"Scratch-pad":[14],"provides":[16],"low":[17,67],"latency":[18,68],"data":[19,63],"storage,":[20],"like":[21],"caches,":[23],"but":[24],"under":[25],"explicit":[26],"control.":[28],"The":[29],"simple":[30],"design":[31],"and":[32,47,64],"predictable":[33],"nature":[34],"scratchpad":[36],"memories":[37],"has":[38],"seen":[39],"them":[40],"incorporated":[41],"into":[42],"a":[43],"embedded":[46],"real-time":[48],"system":[49],"processors.":[50],"They":[51],"are":[52],"also":[53],"employed":[54],"by":[55],"multi-core":[56],"to":[58],"isolate":[59],"core":[61],"local":[62],"act":[65],"as":[66],"inter-core":[69],"shared":[70]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}