{"id":"https://openalex.org/W2159456929","doi":"https://doi.org/10.1145/1375581.1375596","title":"Orchestrating the execution of stream programs on multicore platforms","display_name":"Orchestrating the execution of stream programs on multicore platforms","publication_year":2008,"publication_date":"2008-06-07","ids":{"openalex":"https://openalex.org/W2159456929","doi":"https://doi.org/10.1145/1375581.1375596","mag":"2159456929"},"language":"en","primary_location":{"id":"doi:10.1145/1375581.1375596","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1375581.1375596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000650022","display_name":"Manjunath Kudlur","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Manjunath Kudlur","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002075773","display_name":"Scott Mahlke","orcid":"https://orcid.org/0000-0002-0438-0616"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Mahlke","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":227,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"114","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8659825325012207},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7852373123168945},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7045992016792297},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.681140661239624},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6473302841186523},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6046866178512573},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5394625663757324},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.5355809330940247},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.4663279354572296},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4584138095378876},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.44402509927749634},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.4279172420501709},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.413699209690094},{"id":"https://openalex.org/keywords/execution-model","display_name":"Execution model","score":0.4129233658313751},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.40849176049232483},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3989858031272888},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13778671622276306}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8659825325012207},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7852373123168945},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7045992016792297},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.681140661239624},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6473302841186523},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6046866178512573},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5394625663757324},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.5355809330940247},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.4663279354572296},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4584138095378876},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.44402509927749634},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.4279172420501709},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.413699209690094},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.4129233658313751},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.40849176049232483},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3989858031272888},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13778671622276306}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1375581.1375596","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1375581.1375596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.160.3231","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.160.3231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cccp.eecs.umich.edu/papers/kvman-pldi08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W40649979","https://openalex.org/W1497185130","https://openalex.org/W1568192366","https://openalex.org/W1982825626","https://openalex.org/W1999726758","https://openalex.org/W2022740893","https://openalex.org/W2032309817","https://openalex.org/W2091158003","https://openalex.org/W2099736035","https://openalex.org/W2100529701","https://openalex.org/W2120431055","https://openalex.org/W2120831055","https://openalex.org/W2123412205","https://openalex.org/W2126952393","https://openalex.org/W2134408405","https://openalex.org/W2138462400","https://openalex.org/W2140656851","https://openalex.org/W2151406013","https://openalex.org/W2151994818","https://openalex.org/W2159535674","https://openalex.org/W2165100134","https://openalex.org/W2166155386","https://openalex.org/W2169706611","https://openalex.org/W2169725869","https://openalex.org/W2172212694","https://openalex.org/W2179825846","https://openalex.org/W3104001151","https://openalex.org/W4251576834"],"related_works":["https://openalex.org/W2950520577","https://openalex.org/W1501159154","https://openalex.org/W1554644772","https://openalex.org/W2003935582","https://openalex.org/W2494130044","https://openalex.org/W3170887803","https://openalex.org/W74409296","https://openalex.org/W141404642","https://openalex.org/W2965891118","https://openalex.org/W2016731656"],"abstract_inverted_index":{"While":[0],"multicore":[1,71],"hardware":[2],"has":[3,29],"become":[4],"ubiquitous,":[5],"explicitly":[6,50],"parallel":[7,89],"programming":[8,24,83],"models":[9,41],"and":[10,36,63,76,93],"compiler":[11,59],"techniques":[12],"for":[13,61,130],"exploiting":[14],"parallelism":[15],"on":[16,70,80,119,155],"these":[17],"systems":[18],"have":[19],"noticeably":[20],"lagged":[21],"behind.":[22],"Stream":[23],"is":[25,84,114,139,153],"one":[26],"model":[27],"that":[28,49,86,111],"wide":[30],"applicability":[31],"in":[32,107],"the":[33,65,100,120,132,136],"multimedia,":[34],"graphics,":[35],"signal":[37],"processing":[38],"domains.":[39],"Streaming":[40],"execute":[42],"as":[43,91],"a":[44,58,109,125,142,147,156,162],"set":[45],"of":[46,67,144,151],"independent":[47],"actors":[48,90,96,101],"communicate":[51],"data":[52,88],"through":[53],"channels.":[54],"This":[55],"paper":[56],"presents":[57],"technique":[60],"planning":[62],"orchestrating":[64],"execution":[66],"streaming":[68,145],"applications":[69],"platforms.":[72],"An":[73],"integrated":[74],"unfolding":[75],"partitioning":[77],"step":[78],"based":[79],"integer":[81],"linear":[82],"presented":[85],"unfolds":[87],"needed":[92],"maximally":[94,115],"packs":[95],"onto":[97,135],"cores.":[98,121],"Next,":[99],"are":[102],"assigned":[103],"to":[104,161],"pipeline":[105,134],"stages":[106],"such":[108],"way":[110],"all":[112],"communication":[113],"overlapped":[116],"with":[117],"computation":[118],"To":[122],"facilitate":[123],"experimentation,":[124],"generalized":[126],"code":[127],"generation":[128],"template":[129],"mapping":[131],"software":[133],"Cell":[137,158],"architecture":[138],"presented.":[140],"For":[141],"range":[143],"applications,":[146],"geometric":[148],"mean":[149],"speedup":[150],"14.7x":[152],"achieved":[154],"16-core":[157],"platform":[159],"compared":[160],"single":[163],"core.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":17},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":35},{"year":2012,"cited_by_count":22}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}