{"id":"https://openalex.org/W2092763781","doi":"https://doi.org/10.1145/1375527.1375579","title":"Analyzing memory access intensity in parallel programs on multicore","display_name":"Analyzing memory access intensity in parallel programs on multicore","publication_year":2008,"publication_date":"2008-06-07","ids":{"openalex":"https://openalex.org/W2092763781","doi":"https://doi.org/10.1145/1375527.1375579","mag":"2092763781"},"language":"en","primary_location":{"id":"doi:10.1145/1375527.1375579","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1375527.1375579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd annual international conference on Supercomputing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100698777","display_name":"Lixia Liu","orcid":"https://orcid.org/0000-0001-6132-4461"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lixia Liu","raw_affiliation_strings":["Purdue University, West Lafayette, USA","Purdue University, West lafayette, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University, West lafayette, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100337918","display_name":"Zhiyuan Li","orcid":"https://orcid.org/0000-0001-5527-8745"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiyuan Li","raw_affiliation_strings":["Purdue University, West Lafayette, USA","Purdue University, West lafayette, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University, West lafayette, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046544884","display_name":"Ahmed Sameh","orcid":"https://orcid.org/0000-0003-0158-6835"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed H. Sameh","raw_affiliation_strings":["Purdue University, West Lafayette, USA","Purdue University, West lafayette, USA"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University, West lafayette, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100698777"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":6.9322,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.97203179,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"359","last_page":"367"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8466755151748657},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.76738440990448},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7318964600563049},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6787527799606323},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6601505279541016},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6514557600021362},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5429773330688477},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4765913188457489},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.41933977603912354},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4149395823478699},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41313838958740234},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3299660384654999},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29032158851623535},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2711908519268036},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18791905045509338},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06166201829910278}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8466755151748657},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.76738440990448},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7318964600563049},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6787527799606323},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6601505279541016},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6514557600021362},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5429773330688477},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4765913188457489},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41933977603912354},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4149395823478699},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41313838958740234},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3299660384654999},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29032158851623535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2711908519268036},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18791905045509338},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06166201829910278}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1375527.1375579","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1375527.1375579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd annual international conference on Supercomputing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1538592187","https://openalex.org/W1555915743","https://openalex.org/W1600941206","https://openalex.org/W1750594686","https://openalex.org/W1967264375","https://openalex.org/W2098220211","https://openalex.org/W2099753835","https://openalex.org/W2107868646","https://openalex.org/W2117454252","https://openalex.org/W2117789715","https://openalex.org/W2119609467","https://openalex.org/W2121082877","https://openalex.org/W2138007781","https://openalex.org/W2163059351","https://openalex.org/W2166620913","https://openalex.org/W2294693415"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W1933089384","https://openalex.org/W2604972926","https://openalex.org/W254684032","https://openalex.org/W120214571","https://openalex.org/W1848192231","https://openalex.org/W1824582190","https://openalex.org/W4291801887"],"abstract_inverted_index":{"As":[0],"the":[1,19,25,31,43,77],"shared":[2],"memory":[3,26,46,55,80],"bus":[4],"becomes":[5,36],"a":[6,37],"major":[7],"performance":[8],"bottleneck":[9],"for":[10,67],"many":[11],"numerical":[12,65],"applications":[13],"on":[14,22,57,86],"multicore":[15],"chips,":[16],"understanding":[17],"how":[18],"increased":[20],"parallelism":[21],"chip":[23],"strains":[24],"bandwidth":[27],"and":[28,83],"hence":[29],"affects":[30],"efficiency":[32],"of":[33,45,53,79],"parallel":[34],"codes":[35],"critical":[38],"issue.":[39],"This":[40],"paper":[41],"introduces":[42],"notion":[44],"access":[47,81],"intensity":[48,82],"to":[49,75],"facilitate":[50],"quantitative":[51],"analysis":[52],"program's":[54],"behavior":[56],"multicores":[58],"which":[59],"employ":[60],"state-of-the-art":[61],"prefetching":[62],"hardware.":[63],"Three":[64],"solvers":[66],"large":[68],"scale":[69],"sparse":[70],"linear":[71],"systems":[72],"are":[73],"used":[74],"demonstrate":[76],"estimation":[78],"its":[84],"effect":[85],"program":[87],"performance.":[88]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}