{"id":"https://openalex.org/W2083324936","doi":"https://doi.org/10.1145/1371579.1371583","title":"Merged Dictionary Code Compression for FPGA Implementation of Custom Microcoded PEs","display_name":"Merged Dictionary Code Compression for FPGA Implementation of Custom Microcoded PEs","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2083324936","doi":"https://doi.org/10.1145/1371579.1371583","mag":"2083324936"},"language":"en","primary_location":{"id":"doi:10.1145/1371579.1371583","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1371579.1371583","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072017278","display_name":"Bita Gorjiara","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bita Gorjiara","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104058284","display_name":"Mehrdad Reshadi","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehrdad Reshadi","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Gajski","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.6841,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75496283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":"2","first_page":"1","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8635311722755432},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.591452956199646},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5315340161323547},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5291894674301147},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5275837182998657},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5155682563781738},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.487667441368103},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4393366873264313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4268912672996521},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.3896860182285309},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34484925866127014},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24341580271720886},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1923195719718933}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8635311722755432},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.591452956199646},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5315340161323547},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5291894674301147},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5275837182998657},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5155682563781738},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.487667441368103},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4393366873264313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4268912672996521},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3896860182285309},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34484925866127014},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24341580271720886},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1923195719718933},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1371579.1371583","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1371579.1371583","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W116636036","https://openalex.org/W202490483","https://openalex.org/W272982077","https://openalex.org/W345637930","https://openalex.org/W1497601207","https://openalex.org/W1591546244","https://openalex.org/W1656564876","https://openalex.org/W1874740595","https://openalex.org/W1989237971","https://openalex.org/W2011039300","https://openalex.org/W2091671815","https://openalex.org/W2096835686","https://openalex.org/W2096865686","https://openalex.org/W2104688519","https://openalex.org/W2105555051","https://openalex.org/W2107325488","https://openalex.org/W2107802282","https://openalex.org/W2113517440","https://openalex.org/W2113757720","https://openalex.org/W2120734319","https://openalex.org/W2121070329","https://openalex.org/W2122095039","https://openalex.org/W2123328161","https://openalex.org/W2126121886","https://openalex.org/W2128664481","https://openalex.org/W2137006143","https://openalex.org/W2137204728","https://openalex.org/W2138098630","https://openalex.org/W2141973934","https://openalex.org/W2149726289","https://openalex.org/W2154102696","https://openalex.org/W2162314586","https://openalex.org/W2170352625","https://openalex.org/W2181784019","https://openalex.org/W2212488422","https://openalex.org/W2476848496","https://openalex.org/W2484113608","https://openalex.org/W2576288252","https://openalex.org/W2745045259","https://openalex.org/W2894758293","https://openalex.org/W4240241513","https://openalex.org/W4298376790"],"related_works":["https://openalex.org/W2099185950","https://openalex.org/W3217667592","https://openalex.org/W1506438023","https://openalex.org/W2348667266","https://openalex.org/W1784146144","https://openalex.org/W2355215981","https://openalex.org/W4242837953","https://openalex.org/W2381685168","https://openalex.org/W2161462353","https://openalex.org/W2131042720"],"abstract_inverted_index":{"Horizontal":[0],"Microcoded":[1],"Architecture":[2],"(HMA)":[3],"is":[4],"a":[5,58,173,191],"paradigm":[6],"for":[7,159],"designing":[8],"programmable":[9],"high-performance":[10],"processing":[11],"elements":[12],"(PEs).":[13],"However,":[14],"it":[15],"suffers":[16],"from":[17],"large":[18,167],"code":[19,33,50,68,74,94,160],"size,":[20],"which":[21],"can":[22,52,91],"be":[23,53],"addressed":[24],"by":[25,96,150,185],"compression.":[26,194,207],"In":[27],"this":[28,108,126],"article,":[29,109],"we":[30,63,128,153],"study":[31],"the":[32,38,80,87,93,136,144,179,202],"size":[34,51,95,161],"of":[35,37,82,139,146,157,166,181],"one":[36],"new":[39],"HMA-based":[40],"technologies":[41],"called":[42],"No-Instruction-Set":[43],"Computer":[44],"(NISC).":[45],"We":[46],"show":[47],"that":[48,134],"NISC":[49,192],"several":[54,65],"times":[55,187],"larger":[56],"than":[57],"typical":[59],"RISC":[60],"processor,":[61],"and":[62,90,162],"propose":[64,154],"low-overhead":[66],"dictionary-based":[67,132,206],"compression":[69,77,111],"techniques":[70,112],"to":[71,114,142,190,197],"reduce":[72,92,143],"its":[73],"size.":[75],"Our":[76],"algorithm":[78],"leverages":[79],"knowledge":[81],"\u201cdon't":[83],"care\u201d":[84],"values":[85],"in":[86,107],"control":[88],"words":[89],"3.3":[97],"times,":[98],"on":[99],"average.":[100],"Despite":[101],"such":[102],"good":[103],"results,":[104],"as":[105],"shown":[106],"these":[110],"lead":[113],"poor":[115],"FPGA":[116],"implementations":[117],"because":[118],"they":[119],"require":[120],"many":[121],"on-chip":[122,140],"RAMs.":[123],"To":[124],"address":[125],"issue,":[127],"introduce":[129],"an":[130,170],"FPGA-aware":[131],"technique":[133],"uses":[135],"dual-port":[137],"feature":[138],"RAMs":[141,149,184],"number":[145,180],"utilized":[147,182],"block":[148,163,183],"half.":[151],"Additionally,":[152],"cascading":[155],"two-levels":[156],"dictionaries":[158],"RAM":[164],"reduction":[165],"programs.":[168],"For":[169],"MP3":[171],"application,":[172],"merged,":[174],"cascaded,":[175],"three-dictionary":[176],"implementation":[177],"reduces":[178],"4.3":[186],"(76%)":[188],"compared":[189],"without":[193],"This":[195],"corresponds":[196],"20%":[198],"additional":[199],"savings":[200],"over":[201],"best":[203],"single":[204],"level":[205]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}