{"id":"https://openalex.org/W2039905398","doi":"https://doi.org/10.1145/1370082.1370084","title":"Transactional memory","display_name":"Transactional memory","publication_year":2008,"publication_date":"2008-05-11","ids":{"openalex":"https://openalex.org/W2039905398","doi":"https://doi.org/10.1145/1370082.1370084","mag":"2039905398"},"language":"en","primary_location":{"id":"doi:10.1145/1370082.1370084","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1370082.1370084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st international workshop on Multicore software engineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007158460","display_name":"Ali-Reza Adl-Tabatabai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ali-Reza Adl-Tabatabai","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5007158460"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10660528,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8787806630134583},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8186058402061462},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.7159004211425781},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6960811614990234},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6781154870986938},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.6671773195266724},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.6234943866729736},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5865841507911682},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5733098387718201},{"id":"https://openalex.org/keywords/concurrency-control","display_name":"Concurrency control","score":0.49148499965667725},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4619678854942322},{"id":"https://openalex.org/keywords/concurrent-computing","display_name":"Concurrent computing","score":0.4391539394855499},{"id":"https://openalex.org/keywords/concurrent-data-structure","display_name":"Concurrent data structure","score":0.42467713356018066},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4149115979671478},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.4132651090621948},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.3604472875595093},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21478083729743958},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17740076780319214},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.16266900300979614},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1412947177886963}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8787806630134583},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8186058402061462},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.7159004211425781},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6960811614990234},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6781154870986938},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.6671773195266724},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.6234943866729736},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5865841507911682},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5733098387718201},{"id":"https://openalex.org/C84511453","wikidata":"https://www.wikidata.org/wiki/Q2914952","display_name":"Concurrency control","level":3,"score":0.49148499965667725},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4619678854942322},{"id":"https://openalex.org/C150495011","wikidata":"https://www.wikidata.org/wiki/Q128392","display_name":"Concurrent computing","level":2,"score":0.4391539394855499},{"id":"https://openalex.org/C203222032","wikidata":"https://www.wikidata.org/wiki/Q5159104","display_name":"Concurrent data structure","level":3,"score":0.42467713356018066},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4149115979671478},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.4132651090621948},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.3604472875595093},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21478083729743958},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17740076780319214},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.16266900300979614},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1412947177886963},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1370082.1370084","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1370082.1370084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st international workshop on Multicore software engineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2751166390","https://openalex.org/W2912336518","https://openalex.org/W2120193195","https://openalex.org/W4254473902","https://openalex.org/W2045742725","https://openalex.org/W2094214855","https://openalex.org/W247987398","https://openalex.org/W3003186017","https://openalex.org/W2114950526","https://openalex.org/W2039905398"],"abstract_inverted_index":{"Multi-core":[0],"architectures":[1],"bring":[2],"parallel":[3],"programming":[4,9],"into":[5],"the":[6,15,93],"mainstream.":[7],"Parallel":[8],"poses":[10],"many":[11,91],"new":[12,86],"challenges":[13],"to":[14,24],"developer,":[16],"one":[17],"of":[18,92,95],"which":[19],"is":[20],"synchronizing":[21],"concurrent":[22],"access":[23],"shared":[25],"memory":[26,84],"by":[27],"multiple":[28],"threads.":[29],"Programmers":[30],"have":[31,39],"traditionally":[32],"used":[33],"locks":[34,38,66],"for":[35],"synchronization,":[36],"but":[37],"well-known":[40],"pitfalls:":[41],"Simplistic":[42],"coarse-grained":[43],"locking":[44,53],"does":[45],"not":[46],"scale":[47],"well,":[48],"while":[49],"more":[50],"sophisticated":[51],"fine-grained":[52,65],"risks":[54],"introducing":[55],"deadlocks":[56],"and":[57,77,80],"data":[58,81],"races.":[59,82],"Furthermore,":[60],"scalable":[61],"libraries":[62],"written":[63],"using":[64],"cannot":[67],"be":[68],"easily":[69],"composed":[70],"in":[71],"a":[72],"way":[73],"that":[74,89],"retains":[75],"scalability":[76],"avoids":[78],"deadlock":[79],"Transactional":[83],"provides":[85],"synchronization":[87],"constructs":[88],"alleviate":[90],"pitfalls":[94],"lock-based":[96],"synchronization.":[97]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}