{"id":"https://openalex.org/W2126575915","doi":"https://doi.org/10.1145/1366110.1366201","title":"Instruction cache leakage reduction by changing register operands and using asymmetric sram cells","display_name":"Instruction cache leakage reduction by changing register operands and using asymmetric sram cells","publication_year":2008,"publication_date":"2008-05-04","ids":{"openalex":"https://openalex.org/W2126575915","doi":"https://doi.org/10.1145/1366110.1366201","mag":"2126575915"},"language":"en","primary_location":{"id":"doi:10.1145/1366110.1366201","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://catalog.lib.kyushu-u.ac.jp/opac_download_md/10198/goudarzi08_2.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045308844","display_name":"Maziar Goudarzi","orcid":"https://orcid.org/0000-0002-1272-4589"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Maziar Goudarzi","raw_affiliation_strings":["Kyushu University, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022726556","display_name":"Tohru Ishihara","orcid":"https://orcid.org/0000-0002-1650-9958"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Ishihara","raw_affiliation_strings":["Kyushu University, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135598925"],"apc_list":null,"apc_paid":null,"fwci":0.1879,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40840665,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2008","issue":null,"first_page":"383","last_page":"386"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7952466011047363},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7631603479385376},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7274067997932434},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6891154050827026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6563231945037842},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6268987655639648},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.44065988063812256},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.43333688378334045},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28885406255722046},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.18654921650886536}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7952466011047363},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7631603479385376},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7274067997932434},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6891154050827026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6563231945037842},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6268987655639648},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.44065988063812256},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.43333688378334045},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28885406255722046},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.18654921650886536},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1366110.1366201","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:01211:0005972457","is_oa":true,"landing_page_url":"https://hdl.handle.net/2324/10198","pdf_url":"https://catalog.lib.kyushu-u.ac.jp/opac_download_md/10198/goudarzi08_2.pdf","source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Great Lakes Symposium on VLSI","raw_type":"conference paper"},{"id":"pmh:oai:catalog.lib.kyushu-u.ac.jp:2324/10198","is_oa":true,"landing_page_url":"http://hdl.handle.net/2324/10198","pdf_url":null,"source":{"id":"https://openalex.org/S4306400832","display_name":"Kyushu University Institutional Repository (QIR) (Kyushu University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135598925","host_organization_name":"Kyushu University","host_organization_lineage":["https://openalex.org/I135598925"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Great Lakes Symposium on VLSI","raw_type":"conference paper"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:01211:0005972457","is_oa":true,"landing_page_url":"https://hdl.handle.net/2324/10198","pdf_url":"https://catalog.lib.kyushu-u.ac.jp/opac_download_md/10198/goudarzi08_2.pdf","source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Great Lakes Symposium on VLSI","raw_type":"conference paper"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2126575915.pdf","grobid_xml":"https://content.openalex.org/works/W2126575915.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1981013191","https://openalex.org/W1994115836","https://openalex.org/W2019828391","https://openalex.org/W2082817761","https://openalex.org/W2105778948","https://openalex.org/W2110999128","https://openalex.org/W2131054871","https://openalex.org/W2133245981","https://openalex.org/W2139340565","https://openalex.org/W2140935245","https://openalex.org/W2141942023","https://openalex.org/W2143199867","https://openalex.org/W2161297616","https://openalex.org/W2492231809","https://openalex.org/W4251620015"],"related_works":["https://openalex.org/W2105325426","https://openalex.org/W2245451942","https://openalex.org/W2088203538","https://openalex.org/W2116521658","https://openalex.org/W1580009706","https://openalex.org/W2100504584","https://openalex.org/W2763549657","https://openalex.org/W2123413169","https://openalex.org/W4246431097","https://openalex.org/W4248763955"],"abstract_inverted_index":{"Share":[0],"of":[1,49,59,91],"leakage":[2,30,36,65],"in":[3,17,67,101],"cache":[4],"memories":[5],"is":[6,52,73],"increasing":[7],"with":[8,37],"technology":[9],"scaling.":[10],"Studies":[11],"show":[12,42,94],"that":[13,43],"most":[14],"stored":[15],"bits":[16],"instruction":[18,68],"caches":[19],"are":[20,85],"zero,":[21],"and":[22,62,76],"hence,":[23,63],"asymmetric":[24],"SRAM":[25],"cells":[26],"which":[27],"dissipate":[28],"less":[29],"when":[31],"storing":[32],"0,":[33],"effectively":[34],"reduce":[35],"negligible":[38],"performance":[39],"penalty.":[40],"We":[41],"by":[44],"carefully":[45],"choosing":[46],"register":[47],"operands":[48],"instructions,":[50],"it":[51],"possible":[53],"to":[54,96],"further":[55],"increase":[56,64],"the":[57,87],"number":[58],"0":[60],"bits,":[61],"savings":[66],"cache.":[69],"This":[70],"compiler":[71],"technique":[72],"performed":[74],"off-line":[75],"introduces":[77],"absolutely":[78],"no":[79],"delay":[80],"penalty":[81],"since":[82],"processor":[83],"registers":[84],"all":[86],"same.":[88],"Experimental":[89],"results":[90],"our":[92],"benchmarks":[93],"up":[95],"33%":[97],"(averaging":[98],"30.35%)":[99],"improvement":[100],"leakage.":[102]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}