{"id":"https://openalex.org/W2116251583","doi":"https://doi.org/10.1145/1366110.1366191","title":"Mesh-of-tree deterministic routing for network-on-chip architecture","display_name":"Mesh-of-tree deterministic routing for network-on-chip architecture","publication_year":2008,"publication_date":"2008-05-04","ids":{"openalex":"https://openalex.org/W2116251583","doi":"https://doi.org/10.1145/1366110.1366191","mag":"2116251583"},"language":"en","primary_location":{"id":"doi:10.1145/1366110.1366191","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100801779","display_name":"Santanu Kundu","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santanu Kundu","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur, Kharagpur, India","Indian Institute of Technology Kharagpur, Kharagpur, India;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, India;","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077947010","display_name":"Santanu Chattopadhyay","orcid":"https://orcid.org/0000-0002-1227-0732"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santanu Chattopadhyay","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur, Kharagpur, India","Indian Institute of Technology Kharagpur, Kharagpur, India;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, India;","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8138,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.93734862,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"343","last_page":"346"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7935020327568054},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.603756844997406},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5876466035842896},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5534201860427856},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5465050935745239},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5408227443695068},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5392206311225891},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.5159993171691895},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.5142126083374023},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.48381251096725464},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.462492972612381},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4538574814796448},{"id":"https://openalex.org/keywords/dynamic-source-routing","display_name":"Dynamic Source Routing","score":0.41932469606399536},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2972298562526703}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7935020327568054},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.603756844997406},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5876466035842896},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5534201860427856},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5465050935745239},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5408227443695068},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5392206311225891},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.5159993171691895},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.5142126083374023},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.48381251096725464},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.462492972612381},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4538574814796448},{"id":"https://openalex.org/C9659607","wikidata":"https://www.wikidata.org/wiki/Q1268903","display_name":"Dynamic Source Routing","level":4,"score":0.41932469606399536},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2972298562526703},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1366110.1366191","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1984510323","https://openalex.org/W1984520032","https://openalex.org/W2011403724","https://openalex.org/W2061920259","https://openalex.org/W2086263221","https://openalex.org/W2097755092","https://openalex.org/W2098156582","https://openalex.org/W2098656685","https://openalex.org/W2101381471","https://openalex.org/W2111927499","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2160642395","https://openalex.org/W2163590199","https://openalex.org/W4300122131"],"related_works":["https://openalex.org/W1997091564","https://openalex.org/W2102655743","https://openalex.org/W2607223747","https://openalex.org/W2740434786","https://openalex.org/W2082566976","https://openalex.org/W2554647918","https://openalex.org/W2138640781","https://openalex.org/W2105937634","https://openalex.org/W2081964190","https://openalex.org/W1579700447"],"abstract_inverted_index":{"Network-on-Chip":[0],"(NoC)":[1],"is":[2,65],"a":[3],"new":[4],"paradigm":[5],"for":[6,29],"designing":[7],"future":[8],"SoCs.":[9],"It":[10],"supports":[11],"high":[12],"degree":[13],"of":[14,37],"reusability,":[15],"scalability,":[16],"and":[17,63,67],"parallelism":[18],"in":[19],"communication.":[20],"Here,":[21],"we":[22],"present":[23],"Mesh-of-Tree":[24],"(MoT)":[25],"based":[26],"deterministic":[27],"routing":[28,48],"NoC":[30],"architecture.":[31],"MoT":[32],"interconnection":[33],"has":[34],"the":[35,52,57,60],"advantage":[36],"having":[38],"small":[39],"diameter":[40],"as":[41,43],"well":[42],"large":[44],"bisection":[45],"width.":[46],"The":[47],"algorithm":[49],"ensures":[50],"that":[51],"packet":[53],"will":[54],"always":[55],"reach":[56],"destination":[58],"through":[59],"shortest":[61],"path":[62],"it":[64],"deadlock":[66],"livelock":[68],"free.":[69]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}