{"id":"https://openalex.org/W2118381874","doi":"https://doi.org/10.1145/1366110.1366167","title":"SAT-based equivalence checking of threshold logic designs for nanotechnologies","display_name":"SAT-based equivalence checking of threshold logic designs for nanotechnologies","publication_year":2008,"publication_date":"2008-05-04","ids":{"openalex":"https://openalex.org/W2118381874","doi":"https://doi.org/10.1145/1366110.1366167","mag":"2118381874"},"language":"en","primary_location":{"id":"doi:10.1145/1366110.1366167","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000845985","display_name":"Yexin Zheng","orcid":"https://orcid.org/0000-0003-1960-3576"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yexin Zheng","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA, USA","Virginia Tech, , Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Virginia Tech, , Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael S. Hsiao","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA, USA","Virginia Tech, , Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Virginia Tech, , Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101464822","display_name":"Chao Huang","orcid":"https://orcid.org/0009-0002-4959-4025"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chao Huang","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA, USA","Virginia Tech, , Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Virginia Tech, , Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5991349816322327},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5733660459518433},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5730499029159546},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.4958721101284027},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4952198565006256},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4656307101249695},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.45087406039237976},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.43850529193878174},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4281388521194458},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3815726041793823},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3434133529663086},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2940797209739685},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2886151075363159},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.27824854850769043},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24345868825912476},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.21211135387420654},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19282418489456177},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16490206122398376},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15919339656829834}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5991349816322327},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5733660459518433},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5730499029159546},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.4958721101284027},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4952198565006256},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4656307101249695},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45087406039237976},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.43850529193878174},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4281388521194458},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3815726041793823},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3434133529663086},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2940797209739685},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2886151075363159},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.27824854850769043},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24345868825912476},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.21211135387420654},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19282418489456177},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16490206122398376},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15919339656829834},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1366110.1366167","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1751367421","https://openalex.org/W1854797022","https://openalex.org/W2033274122","https://openalex.org/W2044560939","https://openalex.org/W2068701221","https://openalex.org/W2075959177","https://openalex.org/W2095821893","https://openalex.org/W2098546386","https://openalex.org/W2106249357","https://openalex.org/W2107867294","https://openalex.org/W2116758077","https://openalex.org/W2128181612","https://openalex.org/W2128725931","https://openalex.org/W2137035823","https://openalex.org/W2139171217","https://openalex.org/W2142785340","https://openalex.org/W2149765808","https://openalex.org/W2152374056","https://openalex.org/W2160444875","https://openalex.org/W2162332535","https://openalex.org/W6669778933","https://openalex.org/W6680439135"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2121963733","https://openalex.org/W2066280488","https://openalex.org/W2356714888","https://openalex.org/W2125567818","https://openalex.org/W1827076955","https://openalex.org/W2136656113","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Novel":[0],"nano-scale":[1],"devices":[2],"have":[3],"shown":[4],"promising":[5],"potential":[6],"to":[7],"overcome":[8],"physical":[9],"barriers":[10],"faced":[11],"by":[12],"complementary":[13],"metal-oxide":[14],"semiconductor":[15],"(CMOS)":[16],"technology":[17,40],"in":[18,41,75,133],"future":[19],"circuit":[20],"design.":[21],"However,":[22],"many":[23],"nanotechnologies":[24],"are":[25,96,104],"intrinsically":[26],"suitable":[27],"for":[28,56],"implementing":[29],"threshold":[30,57,73,93,126],"logic":[31,35,58,74,94],"rather":[32],"than":[33],"Boolean":[34],"which":[36,113],"has":[37],"dominated":[38],"CMOS":[39],"the":[42],"past.":[43],"To":[44],"fully":[45],"take":[46],"advantage":[47],"of":[48,69,89,125,135],"such":[49],"emerging":[50],"nanotechnologies,":[51],"efficient":[52,82],"design":[53],"automation":[54],"tools":[55],"therefore":[59],"become":[60],"essential.":[61],"In":[62],"this":[63],"work,":[64],"we":[65],"propose":[66],"novel":[67],"techniques":[68],"formulating":[70],"a":[71,107],"given":[72],"conjunctive":[76],"normal":[77],"form":[78],"(CNF)":[79],"that":[80],"facilitates":[81],"SAT-based":[83],"equivalence":[84],"checking.":[85],"Three":[86],"different":[87],"strategies":[88],"CNF":[90,131,141],"generation":[91],"from":[92],"representations":[95],"implemented.":[97],"Experimental":[98],"results":[99],"based":[100],"on":[101],"MCNC":[102],"benchmarks":[103],"presented":[105],"as":[106,119,121],"complete":[108],"comparison.":[109],"Our":[110],"hybrid":[111],"algorithm,":[112],"takes":[114],"into":[115],"account":[116],"input":[117,122],"symmetry":[118],"well":[120],"weight":[123],"order":[124],"gates,":[127],"can":[128],"efficiently":[129],"generate":[130],"formulas":[132],"terms":[134],"both":[136],"SAT":[137],"solving":[138],"time":[139],"and":[140],"generating":[142],"time.":[143]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}