{"id":"https://openalex.org/W2164238054","doi":"https://doi.org/10.1145/1366110.1366162","title":"Pipelined network of PLA based circuit design","display_name":"Pipelined network of PLA based circuit design","publication_year":2008,"publication_date":"2008-05-04","ids":{"openalex":"https://openalex.org/W2164238054","doi":"https://doi.org/10.1145/1366110.1366162","mag":"2164238054"},"language":"en","primary_location":{"id":"doi:10.1145/1366110.1366162","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032670903","display_name":"Suganth Paul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suganth Paul","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102793889","display_name":"Rajesh Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Garg","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil P. Khatri","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28389353,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8714577555656433},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7910013198852539},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.732246994972229},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6056059002876282},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5672138333320618},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5508978366851807},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5291939973831177},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5267488360404968},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5016086101531982},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4997282028198242},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4945344626903534},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.47638314962387085},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.456217885017395},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.44171181321144104},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3879384994506836},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38483357429504395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2946082353591919},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.23318076133728027},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21957960724830627},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.136968731880188},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11537453532218933},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.11430463194847107},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09155678749084473}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8714577555656433},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7910013198852539},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.732246994972229},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6056059002876282},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5672138333320618},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5508978366851807},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5291939973831177},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5267488360404968},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5016086101531982},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4997282028198242},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4945344626903534},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.47638314962387085},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.456217885017395},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.44171181321144104},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3879384994506836},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38483357429504395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2946082353591919},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.23318076133728027},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21957960724830627},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.136968731880188},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11537453532218933},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.11430463194847107},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09155678749084473},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1366110.1366162","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1492192095","https://openalex.org/W1507269286","https://openalex.org/W1511688816","https://openalex.org/W2052652173","https://openalex.org/W2105761964","https://openalex.org/W2120791397","https://openalex.org/W2126379574","https://openalex.org/W2141454925","https://openalex.org/W2147648864","https://openalex.org/W2154941994","https://openalex.org/W2157024459","https://openalex.org/W2157636275","https://openalex.org/W2162002393","https://openalex.org/W3172772885"],"related_works":["https://openalex.org/W2132665983","https://openalex.org/W2157874690","https://openalex.org/W2146894108","https://openalex.org/W2373127312","https://openalex.org/W2253173388","https://openalex.org/W2370649629","https://openalex.org/W1833783719","https://openalex.org/W2356140560","https://openalex.org/W4321609265","https://openalex.org/W4246093543"],"abstract_inverted_index":{"In":[0],"this":[1,43,100],"paper,":[2],"we":[3,62],"present":[4],"a":[5,39,66,109,120,135],"pipelined":[6,67],"Network":[7],"of":[8,55,69,77,99,126],"PLA":[9,70],"based":[10,117],"circuit":[11,24,41],"design":[12,101],"approach.":[13],"Our":[14],"approach":[15,79,107,148],"can":[16],"be":[17],"used":[18],"to":[19,37,50,145],"realize":[20],"an":[21,26],"arbitrary":[22],"logic":[23,34,40],"with":[25,65,93],"extremely":[27],"high":[28],"throughput":[29,112],"and":[30,45,83,89,119],"low":[31],"latency.":[32],"Using":[33],"synthesis":[35],"tools":[36],"decompose":[38],"into":[42],"framework,":[44],"appropriately":[46],"inserting":[47],"\"stutter\"":[48],"blocks":[49],"balance":[51],"the":[52,59,75,78,97,114,127,147],"logical":[53],"depth":[54],"all":[56],"paths":[57],"in":[58,134],"decomposed":[60],"circuit,":[61],"come":[63],"up":[64],"network":[68],"netlist.":[71],"We":[72,103,138],"have":[73,139],"demonstrated":[74],"effectiveness":[76],"via":[80],"SPICE":[81],"simulations":[82],"layout":[84],"generation":[85],"experiments.":[86],"Throughput,":[87],"latency,":[88],"area":[90],"are":[91],"compared":[92],"competing":[94],"approaches,":[95],"demonstrating":[96],"power":[98],"style.":[102],"show":[104],"that":[105,125],"our":[106],"has":[108],"75%":[110],"better":[111],"than":[113],"asynchronous":[115,128],"micropipelining":[116],"technique,":[118],"latency":[121],"which":[122],"is":[123],"63%":[124],"scheme.":[129],"Both":[130],"techniques":[131],"were":[132],"implemented":[133],"super-threshold":[136],"fashion.":[137],"also":[140],"conducted":[141],"Monte":[142],"Carlo":[143],"experiments":[144],"validate":[146],"under":[149],"variations.":[150]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}