{"id":"https://openalex.org/W2104543302","doi":"https://doi.org/10.1145/1366110.1366155","title":"Optimal sleep transistor synthesis under timing and area constraints","display_name":"Optimal sleep transistor synthesis under timing and area constraints","publication_year":2008,"publication_date":"2008-05-04","ids":{"openalex":"https://openalex.org/W2104543302","doi":"https://doi.org/10.1145/1366110.1366155","mag":"2104543302"},"language":"en","primary_location":{"id":"doi:10.1145/1366110.1366155","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006552035","display_name":"Ashoka Sathanur","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ashoka Sathanur","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079755983","display_name":"Antonio Pullini","orcid":"https://orcid.org/0000-0001-6709-4214"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Pullini","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Universita di Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita di Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Poncino","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8977,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.8364703,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"177","last_page":"182"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7707395553588867},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7140486836433411},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6423441767692566},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5650728344917297},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.5525720119476318},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.441089391708374},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4410708248615265},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.43446576595306396},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30783355236053467},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2763597369194031},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2370256781578064},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15041908621788025},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.0663236677646637}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7707395553588867},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7140486836433411},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6423441767692566},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5650728344917297},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.5525720119476318},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.441089391708374},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4410708248615265},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.43446576595306396},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30783355236053467},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2763597369194031},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2370256781578064},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15041908621788025},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0663236677646637},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1366110.1366155","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/62430","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/62430","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:porto.polito.it:1830961","is_oa":false,"landing_page_url":"http://porto.polito.it/1830961/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1549278323","https://openalex.org/W1994024702","https://openalex.org/W2004934210","https://openalex.org/W2045884553","https://openalex.org/W2086839192","https://openalex.org/W2102401606","https://openalex.org/W2105743938","https://openalex.org/W2109797003","https://openalex.org/W2116924624","https://openalex.org/W2140210510","https://openalex.org/W2151917810","https://openalex.org/W2154095011","https://openalex.org/W2162051978","https://openalex.org/W2170266668"],"related_works":["https://openalex.org/W2806295079","https://openalex.org/W3100668214","https://openalex.org/W2924345281","https://openalex.org/W2122696791","https://openalex.org/W2109343975","https://openalex.org/W2021918087","https://openalex.org/W2324305405","https://openalex.org/W2139542266","https://openalex.org/W2046826624","https://openalex.org/W574669072"],"abstract_inverted_index":{"Leakage":[0],"power":[1,25,35],"reduction":[2,26,36],"in":[3,11,20,51,56,66,133,183],"nano-CMOS":[4],"designs":[5,191],"has":[6],"gained":[7],"tremendous":[8],"interest":[9],"both":[10],"academia":[12],"and":[13,27,74,109,130,143,175,185,196],"industry.":[14],"Many":[15],"techniques":[16,32],"have":[17],"been":[18],"proposed":[19,182],"the":[21,30,38,80,100,123,172],"literature":[22],"for":[23,33,138,157],"leakage":[24,34,49,190],"one":[28],"of":[29,40,79,99,105],"prominent":[31,131],"is":[37,63,96],"use":[39],"sleep":[41,60,81,106,111,124,140,159],"transistors":[42,107],"as":[43],"power-gating":[44,180],"elements":[45],"to":[46,117,171],"cut-off":[47],"sub-threshold":[48],"current":[50],"circuits":[52],"when":[53],"they":[54],"are":[55],"stand-by":[57],"mode.":[58],"Although":[59],"transistor":[61,82,112,125,141,160],"insertion":[62,83],"very":[64],"effective":[65],"cutting-off":[67],"leakage,":[68],"it":[69,136],"also":[70],"incurs":[71],"timing,":[72],"area":[73,126,147,164,176,197],"routing":[75],"overhead.":[76],"Since":[77,122],"most":[78],"methodologies":[84],"do":[85],"post":[86],"layout":[87],"insertion,":[88],"care":[89],"should":[90],"be":[91,115,199],"taken":[92],"such":[93],"that":[94],"there":[95],"minimal":[97],"perturbation":[98],"original":[101],"layout.":[102],"Over":[103],"design":[104,120],"cells":[108],"sub-optimal":[110],"placement":[113],"must":[114],"avoided":[116],"achieve":[118],"final":[119],"closure.":[121],"plays":[127],"an":[128],"important":[129],"role":[132],"this":[134,150],"aspect,":[135],"necessitates":[137],"optimal":[139,158,188],"sizing":[142],"synthesis":[144,161],"technique":[145,170],"under":[146,162],"constraints.":[148,165],"In":[149],"paper,":[151],"we":[152],"first":[153],"provide":[154],"a":[155],"methodology":[156,181],"given":[163],"We":[166],"then":[167],"apply":[168],"our":[169],"general":[173],"timing":[174,195],"constraint":[177],"driven":[178],"row-based":[179],"[13]":[184],"show":[186],"how":[187],"low":[189],"with":[192],"constraints":[193],"on":[194],"can":[198],"designed":[200]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}