{"id":"https://openalex.org/W2139333581","doi":"https://doi.org/10.1145/1366110.1366144","title":"Quick supply current waveform estimation at gate level using existed cell library information","display_name":"Quick supply current waveform estimation at gate level using existed cell library information","publication_year":2008,"publication_date":"2008-05-04","ids":{"openalex":"https://openalex.org/W2139333581","doi":"https://doi.org/10.1145/1366110.1366144","mag":"2139333581"},"language":"en","primary_location":{"id":"doi:10.1145/1366110.1366144","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076484580","display_name":"Mu-Shun Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Mu-Shun Lee","raw_affiliation_strings":["National Central University, Taoyuan, Taiwan Roc","National Central University, Taoyuan, Taiwan Roc#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090396087","display_name":"Chin-hsun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Hsun Lin","raw_affiliation_strings":["National Central University, Taoyuan, Taiwan Roc","National Central University, Taoyuan, Taiwan Roc#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Jimmy Liu","raw_affiliation_strings":["National Central University, Taoyuan, Taiwan Roc","National Central University, Taoyuan, Taiwan Roc#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Taoyuan, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007536516","display_name":"Shih-Che Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Shih-Che Lin","raw_affiliation_strings":["Industrial Technology Research Institute, Hsin Chu, Taiwan Roc","Industrial Technology Research Institute, Hsin Chu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsin Chu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Industrial Technology Research Institute, Hsin Chu, Taiwan, ROC","institution_ids":["https://openalex.org/I142066694"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5076484580"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.9988,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78915193,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"135","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.8721886873245239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6922199130058289},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6086013317108154},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.5348429083824158},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5120947360992432},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.481332391500473},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3810144364833832},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37728723883628845},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3587616980075836},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.33630383014678955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17515194416046143},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14667242765426636},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.14194661378860474},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13724783062934875},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.10602915287017822}],"concepts":[{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.8721886873245239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6922199130058289},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6086013317108154},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.5348429083824158},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5120947360992432},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.481332391500473},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3810144364833832},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37728723883628845},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3587616980075836},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.33630383014678955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17515194416046143},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14667242765426636},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.14194661378860474},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13724783062934875},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.10602915287017822},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1366110.1366144","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1484193764","https://openalex.org/W1564656499","https://openalex.org/W1862772042","https://openalex.org/W1979680904","https://openalex.org/W2137411780","https://openalex.org/W2166806260","https://openalex.org/W2168820414","https://openalex.org/W2536290262"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"In":[0],"nanometer":[1],"era,":[2],"the":[3,11,23,34,51,74,95,113],"power":[4],"integrity":[5],"problem":[6,17],"has":[7],"become":[8],"one":[9],"of":[10,50,78,98],"critical":[12],"issues.":[13],"Although":[14],"checking":[15],"this":[16],"at":[18,38,44,81],"higher":[19],"level":[20,46,83],"can":[21],"speedup":[22],"analysis,":[24],"not":[25],"so":[26],"many":[27],"tools":[28],"are":[29,101,110],"available":[30],"now":[31],"due":[32],"to":[33,62,72,106],"limited":[35],"design":[36],"information":[37,49,87],"high":[39],"levels.":[40],"Most":[41],"existing":[42,85],"approaches":[43],"gate":[45,82],"require":[47,56],"extra":[48,57],"cell":[52,64],"library,":[53],"which":[54,109],"may":[55],"characterization":[58],"efforts":[59],"while":[60],"migrating":[61],"new":[63],"libraries.":[65],"Therefore,":[66],"we":[67],"propose":[68],"an":[69],"accurate":[70],"approach":[71,100],"estimate":[73],"supply":[75],"current":[76],"waveform":[77],"sequential":[79],"circuits":[80],"using":[84],"library":[86],"only.":[88],"The":[89],"experimental":[90],"results":[91],"have":[92],"shown":[93],"that":[94],"estimation":[96,115],"errors":[97],"our":[99],"less":[102],"than":[103,112],"9%":[104],"compared":[105],"HSPICE":[107],"results,":[108],"better":[111],"rough":[114],"in":[116],"[8].":[117]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}