{"id":"https://openalex.org/W2161395751","doi":"https://doi.org/10.1145/1366110.1366139","title":"A high-speed radix-4 multiplexer-based array multiplier","display_name":"A high-speed radix-4 multiplexer-based array multiplier","publication_year":2008,"publication_date":"2008-05-04","ids":{"openalex":"https://openalex.org/W2161395751","doi":"https://doi.org/10.1145/1366110.1366139","mag":"2161395751"},"language":"en","primary_location":{"id":"doi:10.1145/1366110.1366139","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1145/1366110.1366139","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072705219","display_name":"Dimitris Bekiaris","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Dimitris Bekiaris","raw_affiliation_strings":["National Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088085592","display_name":"Kiamal Pekmestzi","orcid":"https://orcid.org/0000-0001-8612-2700"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Kiamal Pekmestzi","raw_affiliation_strings":["National Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046620750","display_name":"C. Papachristou","orcid":"https://orcid.org/0000-0002-5399-3208"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Papachristou","raw_affiliation_strings":["Case Western Reserve University, Cleveland, OH, USA"],"affiliations":[{"raw_affiliation_string":"Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5072705219"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17187244,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"118"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.9550032615661621},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6938521265983582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5799627304077148},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5653825998306274},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5111601948738098},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.47045814990997314},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4466910660266876},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4351212680339813},{"id":"https://openalex.org/keywords/booths-multiplication-algorithm","display_name":"Booth's multiplication algorithm","score":0.4212576746940613},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3729504942893982},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36600399017333984},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33111870288848877},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3023943305015564},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.1823578178882599},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16815918684005737},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12158435583114624},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10549846291542053}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9550032615661621},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6938521265983582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5799627304077148},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5653825998306274},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5111601948738098},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.47045814990997314},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4466910660266876},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4351212680339813},{"id":"https://openalex.org/C72475854","wikidata":"https://www.wikidata.org/wiki/Q477049","display_name":"Booth's multiplication algorithm","level":4,"score":0.4212576746940613},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3729504942893982},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36600399017333984},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33111870288848877},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3023943305015564},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.1823578178882599},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16815918684005737},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12158435583114624},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10549846291542053},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1366110.1366139","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1366110.1366139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/32105","is_oa":true,"landing_page_url":"http://doi.org/10.1145/1366110.1366139","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/32105","is_oa":true,"landing_page_url":"http://doi.org/10.1145/1366110.1366139","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1499094312","https://openalex.org/W1546246178","https://openalex.org/W1888991966","https://openalex.org/W1983849809","https://openalex.org/W2019987916","https://openalex.org/W2033497952","https://openalex.org/W2052363354","https://openalex.org/W2107088801","https://openalex.org/W2114427352","https://openalex.org/W2123358144","https://openalex.org/W2126470753","https://openalex.org/W2163578701","https://openalex.org/W2164798234","https://openalex.org/W6646416932"],"related_works":["https://openalex.org/W3170806431","https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2357289797","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W4317402486","https://openalex.org/W2120552212","https://openalex.org/W1888991966","https://openalex.org/W2460606834"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,11,16,130],"new":[4],"radix-4":[5],"multiplexer-based":[6,48,75,126],"array":[7,38,69,76],"multiplier,":[8],"based":[9],"on":[10],"multiplication":[12],"scheme":[13,63],"shown":[14],"in":[15,83,104,113,133],"previous":[17],"work,":[18],"where":[19],"4-to-1":[20],"multiplexers":[21],"are":[22,39,56,81],"used":[23],"for":[24],"the":[25,31,34,37,42,46,67,73,88,110,114,124],"computation":[26],"of":[27,36,96,116,120,135],"partial":[28],"products.":[29],"In":[30],"proposed":[32,62],"design,":[33],"rows":[35],"reduced":[40],"to":[41,45,66,72,109,123],"half,":[43],"compared":[44,65,79,108],"initial":[47,74,125],"scheme,":[49,127],"as":[50],"two":[51],"bits":[52],"from":[53],"both":[54],"operands":[55],"processed":[57],"at":[58],"each":[59],"step.":[60],"The":[61,78,93],"is":[64,129],"Modified-Booth":[68,111],"multiplier":[70],"and":[71,85,99,137],"scheme.":[77],"designs":[80],"coded":[82],"VHDL":[84],"synthesized":[86],"using":[87],"TSMC":[89],"0.13\u00bcm":[90],"technology":[91],"library.":[92],"synthesis":[94],"results":[95],"critical":[97,105,138],"time":[98,106],"area":[100,118,136],"show":[101],"11-22%":[102],"improvement":[103,132],"delay":[107],"array,":[112],"expense":[115],"an":[117],"overhead":[119],"3.8-16%.":[121],"Compared":[122],"there":[128],"significant":[131],"terms":[134],"time.":[139]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}